
Eric E. Silverman
Examiner (ID: 15411)
| Most Active Art Unit | 1618 |
| Art Unit(s) | 1618, 1615 |
| Total Applications | 298 |
| Issued Applications | 111 |
| Pending Applications | 2 |
| Abandoned Applications | 185 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8711262
[patent_doc_number] => 08397394
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2013-03-19
[patent_title] => 'Method and device for the initial measurement of a workpiece, and the processing of a workpiece'
[patent_app_type] => utility
[patent_app_number] => 12/594358
[patent_app_country] => US
[patent_app_date] => 2008-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 3257
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12594358
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/594358 | Method and device for the initial measurement of a workpiece, and the processing of a workpiece | Mar 31, 2008 | Issued |
Array
(
[id] => 84445
[patent_doc_number] => 07741634
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-06-22
[patent_title] => 'Josephson junction device for superconductive electronics with a magnesium diboride'
[patent_app_type] => utility
[patent_app_number] => 12/055593
[patent_app_country] => US
[patent_app_date] => 2008-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 9
[patent_no_of_words] => 2206
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/741/07741634.pdf
[firstpage_image] =>[orig_patent_app_number] => 12055593
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/055593 | Josephson junction device for superconductive electronics with a magnesium diboride | Mar 25, 2008 | Issued |
Array
(
[id] => 5404017
[patent_doc_number] => 20090239331
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-09-24
[patent_title] => 'METHODS FOR FORMING MULTIPLE-LAYER ELECTRODE STRUCTURES FOR SILICON PHOTOVOLTAIC CELLS'
[patent_app_type] => utility
[patent_app_number] => 12/054034
[patent_app_country] => US
[patent_app_date] => 2008-03-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8461
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0239/20090239331.pdf
[firstpage_image] =>[orig_patent_app_number] => 12054034
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/054034 | Methods for forming multiple-layer electrode structures for silicon photovoltaic cells | Mar 23, 2008 | Issued |
Array
(
[id] => 6256046
[patent_doc_number] => 20100295083
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-11-25
[patent_title] => 'SUBSTRATES FOR MONOLITHIC OPTICAL CIRCUITS AND ELECTRONIC CIRCUITS'
[patent_app_type] => utility
[patent_app_number] => 12/810133
[patent_app_country] => US
[patent_app_date] => 2008-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8642
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0295/20100295083.pdf
[firstpage_image] =>[orig_patent_app_number] => 12810133
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/810133 | Substrates for monolithic optical circuits and electronic circuits | Mar 18, 2008 | Issued |
Array
(
[id] => 4546229
[patent_doc_number] => 07960187
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-06-14
[patent_title] => 'Recovery processing method to be adopted in substrate processing apparatus, substrate processing apparatus and program'
[patent_app_type] => utility
[patent_app_number] => 12/048129
[patent_app_country] => US
[patent_app_date] => 2008-03-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 17
[patent_no_of_words] => 24027
[patent_no_of_claims] => 40
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/960/07960187.pdf
[firstpage_image] =>[orig_patent_app_number] => 12048129
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/048129 | Recovery processing method to be adopted in substrate processing apparatus, substrate processing apparatus and program | Mar 12, 2008 | Issued |
Array
(
[id] => 4810564
[patent_doc_number] => 20080191195
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-08-14
[patent_title] => 'NITRIDE SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/046572
[patent_app_country] => US
[patent_app_date] => 2008-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 47896
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0191/20080191195.pdf
[firstpage_image] =>[orig_patent_app_number] => 12046572
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/046572 | Nitride semiconductor device | Mar 11, 2008 | Issued |
Array
(
[id] => 4925208
[patent_doc_number] => 20080164571
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-07-10
[patent_title] => 'Electronic components produced by a method of separating two layers of material from one another'
[patent_app_type] => utility
[patent_app_number] => 12/075599
[patent_app_country] => US
[patent_app_date] => 2008-03-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4872
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0164/20080164571.pdf
[firstpage_image] =>[orig_patent_app_number] => 12075599
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/075599 | Electronic components produced by a method of separating two layers of material from one another | Mar 10, 2008 | Issued |
Array
(
[id] => 8386025
[patent_doc_number] => 08263419
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-09-11
[patent_title] => 'Semiconductor device and method for manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 12/041274
[patent_app_country] => US
[patent_app_date] => 2008-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 26
[patent_no_of_words] => 7141
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 54
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12041274
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/041274 | Semiconductor device and method for manufacturing the same | Mar 2, 2008 | Issued |
Array
(
[id] => 5265042
[patent_doc_number] => 20090117727
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-05-07
[patent_title] => 'METHOD OF FORMING A FLASH MEMORY'
[patent_app_type] => utility
[patent_app_number] => 12/035553
[patent_app_country] => US
[patent_app_date] => 2008-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 2067
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0117/20090117727.pdf
[firstpage_image] =>[orig_patent_app_number] => 12035553
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/035553 | METHOD OF FORMING A FLASH MEMORY | Feb 21, 2008 | Abandoned |
Array
(
[id] => 4610281
[patent_doc_number] => 07994536
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-08-09
[patent_title] => 'Integrated circuit including U-shaped access device'
[patent_app_type] => utility
[patent_app_number] => 12/033533
[patent_app_country] => US
[patent_app_date] => 2008-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 45
[patent_no_of_words] => 9866
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/994/07994536.pdf
[firstpage_image] =>[orig_patent_app_number] => 12033533
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/033533 | Integrated circuit including U-shaped access device | Feb 18, 2008 | Issued |
Array
(
[id] => 4495830
[patent_doc_number] => 07947602
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-05-24
[patent_title] => 'Conductive pattern formation method'
[patent_app_type] => utility
[patent_app_number] => 12/033653
[patent_app_country] => US
[patent_app_date] => 2008-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 24
[patent_no_of_words] => 3694
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 55
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/947/07947602.pdf
[firstpage_image] =>[orig_patent_app_number] => 12033653
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/033653 | Conductive pattern formation method | Feb 18, 2008 | Issued |
Array
(
[id] => 5337406
[patent_doc_number] => 20090053870
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-02-26
[patent_title] => 'METHOD FOR PREPARING FLASH MEMORY STRUCTURES'
[patent_app_type] => utility
[patent_app_number] => 12/031653
[patent_app_country] => US
[patent_app_date] => 2008-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 3347
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0053/20090053870.pdf
[firstpage_image] =>[orig_patent_app_number] => 12031653
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/031653 | METHOD FOR PREPARING FLASH MEMORY STRUCTURES | Feb 13, 2008 | Abandoned |
Array
(
[id] => 7527852
[patent_doc_number] => 08044447
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-10-25
[patent_title] => 'Semiconductor device and method for manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 12/031193
[patent_app_country] => US
[patent_app_date] => 2008-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 44
[patent_no_of_words] => 12413
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/044/08044447.pdf
[firstpage_image] =>[orig_patent_app_number] => 12031193
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/031193 | Semiconductor device and method for manufacturing the same | Feb 13, 2008 | Issued |
Array
(
[id] => 7523418
[patent_doc_number] => 08026577
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-09-27
[patent_title] => 'Semiconductor apparatus having a triple well structure and manfacturing method thereof'
[patent_app_type] => utility
[patent_app_number] => 12/068914
[patent_app_country] => US
[patent_app_date] => 2008-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 21
[patent_no_of_words] => 9864
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 138
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/026/08026577.pdf
[firstpage_image] =>[orig_patent_app_number] => 12068914
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/068914 | Semiconductor apparatus having a triple well structure and manfacturing method thereof | Feb 12, 2008 | Issued |
Array
(
[id] => 4811111
[patent_doc_number] => 20080191742
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-08-14
[patent_title] => 'RECEIVER CIRCUIT USING NANOTUBE-BASED SWITCHES AND TRANSISTORS'
[patent_app_type] => utility
[patent_app_number] => 12/029118
[patent_app_country] => US
[patent_app_date] => 2008-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7229
[patent_no_of_claims] => 47
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0191/20080191742.pdf
[firstpage_image] =>[orig_patent_app_number] => 12029118
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/029118 | Receiver circuit using nanotube-based switches and transistors | Feb 10, 2008 | Issued |
Array
(
[id] => 4765180
[patent_doc_number] => 20080176391
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-07-24
[patent_title] => 'METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/018454
[patent_app_country] => US
[patent_app_date] => 2008-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4955
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0176/20080176391.pdf
[firstpage_image] =>[orig_patent_app_number] => 12018454
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/018454 | METHOD FOR MANUFACTURING SEMICONDUCTOR DEVICE | Jan 22, 2008 | Abandoned |
Array
(
[id] => 5355114
[patent_doc_number] => 20090186458
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-07-23
[patent_title] => 'METHOD FOR MANUFACTURING A CMOS DEVICE HAVING DUAL METAL GATE'
[patent_app_type] => utility
[patent_app_number] => 12/018214
[patent_app_country] => US
[patent_app_date] => 2008-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3038
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0186/20090186458.pdf
[firstpage_image] =>[orig_patent_app_number] => 12018214
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/018214 | Method for manufacturing a CMOS device having dual metal gate | Jan 22, 2008 | Issued |
Array
(
[id] => 43768
[patent_doc_number] => 07776740
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-08-17
[patent_title] => 'Method for integrating selective low-temperature ruthenium deposition into copper metallization of a semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 12/018074
[patent_app_country] => US
[patent_app_date] => 2008-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 8020
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/776/07776740.pdf
[firstpage_image] =>[orig_patent_app_number] => 12018074
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/018074 | Method for integrating selective low-temperature ruthenium deposition into copper metallization of a semiconductor device | Jan 21, 2008 | Issued |
Array
(
[id] => 5353048
[patent_doc_number] => 20090184392
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-07-23
[patent_title] => 'METHOD AND STRUCTURE FOR FORMING TRENCH DRAM WITH ASYMMETRIC STRAP'
[patent_app_type] => utility
[patent_app_number] => 12/017154
[patent_app_country] => US
[patent_app_date] => 2008-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5327
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0184/20090184392.pdf
[firstpage_image] =>[orig_patent_app_number] => 12017154
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/017154 | Method and structure for forming trench DRAM with asymmetric strap | Jan 20, 2008 | Issued |
Array
(
[id] => 9468854
[patent_doc_number] => 08722484
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-05-13
[patent_title] => 'High-K dielectric stack and method of fabricating same'
[patent_app_type] => utility
[patent_app_number] => 12/014073
[patent_app_country] => US
[patent_app_date] => 2008-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 28
[patent_no_of_words] => 5526
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12014073
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/014073 | High-K dielectric stack and method of fabricating same | Jan 13, 2008 | Issued |