
Eric E. Silverman
Examiner (ID: 15411)
| Most Active Art Unit | 1618 |
| Art Unit(s) | 1618, 1615 |
| Total Applications | 298 |
| Issued Applications | 111 |
| Pending Applications | 2 |
| Abandoned Applications | 185 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 914356
[patent_doc_number] => 07326647
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-02-05
[patent_title] => 'Dry etching process to form a conductive layer within an opening without use of a mask during the formation of a semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/214554
[patent_app_country] => US
[patent_app_date] => 2005-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 2950
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 179
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/326/07326647.pdf
[firstpage_image] =>[orig_patent_app_number] => 11214554
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/214554 | Dry etching process to form a conductive layer within an opening without use of a mask during the formation of a semiconductor device | Aug 29, 2005 | Issued |
Array
(
[id] => 390274
[patent_doc_number] => 07300870
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-11-27
[patent_title] => 'Systems and methods of forming refractory metal nitride layers using organic amines'
[patent_app_type] => utility
[patent_app_number] => 11/214533
[patent_app_country] => US
[patent_app_date] => 2005-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 7735
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/300/07300870.pdf
[firstpage_image] =>[orig_patent_app_number] => 11214533
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/214533 | Systems and methods of forming refractory metal nitride layers using organic amines | Aug 28, 2005 | Issued |
Array
(
[id] => 5760315
[patent_doc_number] => 20060211260
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-09-21
[patent_title] => 'Pitch reduced patterns relative to photolithography features'
[patent_app_type] => utility
[patent_app_number] => 11/214544
[patent_app_country] => US
[patent_app_date] => 2005-08-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 33
[patent_no_of_words] => 11818
[patent_no_of_claims] => 54
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0211/20060211260.pdf
[firstpage_image] =>[orig_patent_app_number] => 11214544
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/214544 | Pitch reduced patterns relative to photolithography features | Aug 28, 2005 | Issued |
Array
(
[id] => 508722
[patent_doc_number] => 07198999
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-04-03
[patent_title] => 'Flash memory device having a graded composition, high dielectric constant gate insulator'
[patent_app_type] => utility
[patent_app_number] => 11/213104
[patent_app_country] => US
[patent_app_date] => 2005-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 3096
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/198/07198999.pdf
[firstpage_image] =>[orig_patent_app_number] => 11213104
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/213104 | Flash memory device having a graded composition, high dielectric constant gate insulator | Aug 25, 2005 | Issued |
Array
(
[id] => 606361
[patent_doc_number] => 07153726
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-12-26
[patent_title] => 'Semiconductor device with magnetically permeable heat sink'
[patent_app_type] => utility
[patent_app_number] => 11/215374
[patent_app_country] => US
[patent_app_date] => 2005-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 3
[patent_no_of_words] => 1901
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/153/07153726.pdf
[firstpage_image] =>[orig_patent_app_number] => 11215374
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/215374 | Semiconductor device with magnetically permeable heat sink | Aug 25, 2005 | Issued |
Array
(
[id] => 6929125
[patent_doc_number] => 20050280158
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-22
[patent_title] => 'Prefabricated semiconductor chip carrier'
[patent_app_type] => utility
[patent_app_number] => 11/210758
[patent_app_country] => US
[patent_app_date] => 2005-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 66
[patent_figures_cnt] => 66
[patent_no_of_words] => 17652
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0280/20050280158.pdf
[firstpage_image] =>[orig_patent_app_number] => 11210758
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/210758 | Prefabricated semiconductor chip carrier | Aug 24, 2005 | Abandoned |
Array
(
[id] => 5768030
[patent_doc_number] => 20060019440
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-01-26
[patent_title] => 'Semiconductor constructions'
[patent_app_type] => utility
[patent_app_number] => 11/211374
[patent_app_country] => US
[patent_app_date] => 2005-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 8333
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0019/20060019440.pdf
[firstpage_image] =>[orig_patent_app_number] => 11211374
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/211374 | Reduced leakage semiconductor device | Aug 23, 2005 | Issued |
Array
(
[id] => 7054520
[patent_doc_number] => 20050275692
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-15
[patent_title] => 'Ink jet recording head and method for manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/208885
[patent_app_country] => US
[patent_app_date] => 2005-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5091
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0275/20050275692.pdf
[firstpage_image] =>[orig_patent_app_number] => 11208885
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/208885 | Ink jet recording head and method for manufacturing the same | Aug 22, 2005 | Issued |
Array
(
[id] => 5894998
[patent_doc_number] => 20060003537
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-01-05
[patent_title] => 'Methods for forming capacitor structures'
[patent_app_type] => utility
[patent_app_number] => 11/208793
[patent_app_country] => US
[patent_app_date] => 2005-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5528
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0003/20060003537.pdf
[firstpage_image] =>[orig_patent_app_number] => 11208793
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/208793 | Methods for forming capacitor structures | Aug 21, 2005 | Issued |
Array
(
[id] => 7056044
[patent_doc_number] => 20050277219
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-15
[patent_title] => 'Sensor design and process'
[patent_app_type] => utility
[patent_app_number] => 11/209164
[patent_app_country] => US
[patent_app_date] => 2005-08-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 42
[patent_figures_cnt] => 42
[patent_no_of_words] => 14493
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0277/20050277219.pdf
[firstpage_image] =>[orig_patent_app_number] => 11209164
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/209164 | Sensor design and process | Aug 21, 2005 | Issued |
Array
(
[id] => 908182
[patent_doc_number] => 07332769
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-02-19
[patent_title] => 'Non-volatile memory arrangement having nanocrystals'
[patent_app_type] => utility
[patent_app_number] => 11/204933
[patent_app_country] => US
[patent_app_date] => 2005-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 14
[patent_no_of_words] => 3209
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 18
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/332/07332769.pdf
[firstpage_image] =>[orig_patent_app_number] => 11204933
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/204933 | Non-volatile memory arrangement having nanocrystals | Aug 16, 2005 | Issued |
Array
(
[id] => 5718513
[patent_doc_number] => 20060071286
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-04-06
[patent_title] => 'Polymeric piezoresistive sensors'
[patent_app_type] => utility
[patent_app_number] => 11/205318
[patent_app_country] => US
[patent_app_date] => 2005-08-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3815
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0071/20060071286.pdf
[firstpage_image] =>[orig_patent_app_number] => 11205318
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/205318 | Polymeric piezoresistive sensors | Aug 16, 2005 | Issued |
Array
(
[id] => 5738193
[patent_doc_number] => 20060008583
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-01-12
[patent_title] => 'Cleaning method for use in an apparatus for manufacturing a semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 11/204079
[patent_app_country] => US
[patent_app_date] => 2005-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8947
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0008/20060008583.pdf
[firstpage_image] =>[orig_patent_app_number] => 11204079
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/204079 | Cleaning method for use in an apparatus for manufacturing a semiconductor device | Aug 15, 2005 | Issued |
Array
(
[id] => 4999891
[patent_doc_number] => 20070042525
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-02-22
[patent_title] => 'LASER ABLATION METHOD FOR FABRICATING HIGH PERFORMANCE ORGANIC DEVICES'
[patent_app_type] => utility
[patent_app_number] => 11/204724
[patent_app_country] => US
[patent_app_date] => 2005-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 3443
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 13
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0042/20070042525.pdf
[firstpage_image] =>[orig_patent_app_number] => 11204724
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/204724 | Laser ablation method for fabricating high performance organic devices | Aug 15, 2005 | Issued |
Array
(
[id] => 6931288
[patent_doc_number] => 20050282323
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-22
[patent_title] => 'Hybrid substrate and method for fabricating the same'
[patent_app_type] => utility
[patent_app_number] => 11/202834
[patent_app_country] => US
[patent_app_date] => 2005-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2052
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0282/20050282323.pdf
[firstpage_image] =>[orig_patent_app_number] => 11202834
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/202834 | Hybrid substrate and method for fabricating the same | Aug 11, 2005 | Issued |
Array
(
[id] => 5800650
[patent_doc_number] => 20060035461
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-02-16
[patent_title] => 'Copper line of semiconductor device and method for forming the same'
[patent_app_type] => utility
[patent_app_number] => 11/201203
[patent_app_country] => US
[patent_app_date] => 2005-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 1695
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0035/20060035461.pdf
[firstpage_image] =>[orig_patent_app_number] => 11201203
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/201203 | Copper line of semiconductor device and method for forming the same | Aug 10, 2005 | Issued |
Array
(
[id] => 482628
[patent_doc_number] => 07220648
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-05-22
[patent_title] => 'Methods of forming integrated circuit devices including raised source/drain structures having different heights'
[patent_app_type] => utility
[patent_app_number] => 11/200783
[patent_app_country] => US
[patent_app_date] => 2005-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 5499
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/220/07220648.pdf
[firstpage_image] =>[orig_patent_app_number] => 11200783
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/200783 | Methods of forming integrated circuit devices including raised source/drain structures having different heights | Aug 9, 2005 | Issued |
Array
(
[id] => 7248124
[patent_doc_number] => 20050272238
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-12-08
[patent_title] => 'Method for depositing and etching ruthenium layers'
[patent_app_type] => utility
[patent_app_number] => 11/200073
[patent_app_country] => US
[patent_app_date] => 2005-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3719
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0272/20050272238.pdf
[firstpage_image] =>[orig_patent_app_number] => 11200073
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/200073 | Method for depositing and etching ruthenium layers | Aug 9, 2005 | Issued |
Array
(
[id] => 856732
[patent_doc_number] => 07374991
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-05-20
[patent_title] => 'SONOS memory device having side gate stacks and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 11/200153
[patent_app_country] => US
[patent_app_date] => 2005-08-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 23
[patent_no_of_words] => 9090
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/374/07374991.pdf
[firstpage_image] =>[orig_patent_app_number] => 11200153
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/200153 | SONOS memory device having side gate stacks and method of manufacturing the same | Aug 9, 2005 | Issued |
Array
(
[id] => 624015
[patent_doc_number] => 07138726
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-11-21
[patent_title] => 'Protective interleaf for stacked wafer shipping'
[patent_app_type] => utility
[patent_app_number] => 11/200373
[patent_app_country] => US
[patent_app_date] => 2005-08-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 3949
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/138/07138726.pdf
[firstpage_image] =>[orig_patent_app_number] => 11200373
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/200373 | Protective interleaf for stacked wafer shipping | Aug 8, 2005 | Issued |