
Eric E. Silverman
Examiner (ID: 15411)
| Most Active Art Unit | 1618 |
| Art Unit(s) | 1618, 1615 |
| Total Applications | 298 |
| Issued Applications | 111 |
| Pending Applications | 2 |
| Abandoned Applications | 185 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 5168967
[patent_doc_number] => 20070069398
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-03-29
[patent_title] => 'Overlay metrology mark'
[patent_app_type] => utility
[patent_app_number] => 10/549863
[patent_app_country] => US
[patent_app_date] => 2004-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 6846
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0069/20070069398.pdf
[firstpage_image] =>[orig_patent_app_number] => 10549863
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/549863 | Overlay metrology mark | Apr 7, 2004 | Abandoned |
Array
(
[id] => 7344222
[patent_doc_number] => 20040192020
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-30
[patent_title] => 'Aluminum-beryllium alloys for air bridges'
[patent_app_type] => new
[patent_app_number] => 10/819025
[patent_app_country] => US
[patent_app_date] => 2004-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2892
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 40
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0192/20040192020.pdf
[firstpage_image] =>[orig_patent_app_number] => 10819025
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/819025 | Aluminum-beryllium alloys for air bridges | Apr 5, 2004 | Issued |
Array
(
[id] => 7442356
[patent_doc_number] => 20040185596
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-23
[patent_title] => 'Solid-state imaging device'
[patent_app_type] => new
[patent_app_number] => 10/816006
[patent_app_country] => US
[patent_app_date] => 2004-04-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6027
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0185/20040185596.pdf
[firstpage_image] =>[orig_patent_app_number] => 10816006
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/816006 | Solid-state imaging device | Mar 31, 2004 | Issued |
Array
(
[id] => 5186117
[patent_doc_number] => 20070164424
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-07-19
[patent_title] => 'Thermal interconnect and interface systems, methods of production and uses thereof'
[patent_app_type] => utility
[patent_app_number] => 10/551305
[patent_app_country] => US
[patent_app_date] => 2004-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 11025
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0164/20070164424.pdf
[firstpage_image] =>[orig_patent_app_number] => 10551305
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/551305 | Thermal interconnect and interface systems, methods of production and uses thereof | Mar 30, 2004 | Abandoned |
Array
(
[id] => 7019587
[patent_doc_number] => 20050221606
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-10-06
[patent_title] => 'Single and dual damascene techniques utilizing composite polymer dielectric film'
[patent_app_type] => utility
[patent_app_number] => 10/815994
[patent_app_country] => US
[patent_app_date] => 2004-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 12795
[patent_no_of_claims] => 50
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0221/20050221606.pdf
[firstpage_image] =>[orig_patent_app_number] => 10815994
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/815994 | Single and dual damascene techniques utilizing composite polymer dielectric film | Mar 30, 2004 | Issued |
Array
(
[id] => 7393927
[patent_doc_number] => 20040173917
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-09
[patent_title] => 'Semiconductor chip and method of producing the same'
[patent_app_type] => new
[patent_app_number] => 10/805385
[patent_app_country] => US
[patent_app_date] => 2004-03-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2287
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0173/20040173917.pdf
[firstpage_image] =>[orig_patent_app_number] => 10805385
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/805385 | Semiconductor chip and method of producing the same | Mar 21, 2004 | Issued |
Array
(
[id] => 5834801
[patent_doc_number] => 20060246632
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-11-02
[patent_title] => 'Thin film transistor, thin film transistor subsrate, electronic apparatus and process for producing polycrystalline semiconductor thin film'
[patent_app_type] => utility
[patent_app_number] => 10/558073
[patent_app_country] => US
[patent_app_date] => 2004-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 13559
[patent_no_of_claims] => 29
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0246/20060246632.pdf
[firstpage_image] =>[orig_patent_app_number] => 10558073
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/558073 | Thin film transistor and thin film transistor substrate including a polycrystalline semiconductor thin film having a large heat capacity part and a small heat capacity part | Mar 14, 2004 | Issued |
Array
(
[id] => 7150109
[patent_doc_number] => 20040171198
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-02
[patent_title] => 'Low voltage high density trench-gated power device with uniformly doped channel and its edge termination technique'
[patent_app_type] => new
[patent_app_number] => 10/795723
[patent_app_country] => US
[patent_app_date] => 2004-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 2881
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 162
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0171/20040171198.pdf
[firstpage_image] =>[orig_patent_app_number] => 10795723
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/795723 | Low voltage high density trench-gated power device with uniformity doped channel and its edge termination technique | Mar 4, 2004 | Issued |
Array
(
[id] => 782740
[patent_doc_number] => 06991988
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2006-01-31
[patent_title] => 'Static pass transistor logic with transistors with multiple vertical gates'
[patent_app_type] => utility
[patent_app_number] => 10/790510
[patent_app_country] => US
[patent_app_date] => 2004-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 35
[patent_no_of_words] => 12170
[patent_no_of_claims] => 60
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/991/06991988.pdf
[firstpage_image] =>[orig_patent_app_number] => 10790510
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/790510 | Static pass transistor logic with transistors with multiple vertical gates | Feb 29, 2004 | Issued |
Array
(
[id] => 7150121
[patent_doc_number] => 20040171203
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-02
[patent_title] => 'Agglomeration control using early transition metal alloys'
[patent_app_type] => new
[patent_app_number] => 10/788730
[patent_app_country] => US
[patent_app_date] => 2004-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4354
[patent_no_of_claims] => 54
[patent_no_of_ind_claims] => 20
[patent_words_short_claim] => 53
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0171/20040171203.pdf
[firstpage_image] =>[orig_patent_app_number] => 10788730
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/788730 | Agglomeration control using early transition metal alloys | Feb 26, 2004 | Issued |
Array
(
[id] => 514654
[patent_doc_number] => 07192808
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-03-20
[patent_title] => 'Semiconductor device having a lead frame smaller than a semiconductor chip and manufacturing method therefor'
[patent_app_type] => utility
[patent_app_number] => 10/780723
[patent_app_country] => US
[patent_app_date] => 2004-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 23
[patent_no_of_words] => 5977
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/192/07192808.pdf
[firstpage_image] =>[orig_patent_app_number] => 10780723
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/780723 | Semiconductor device having a lead frame smaller than a semiconductor chip and manufacturing method therefor | Feb 18, 2004 | Issued |
Array
(
[id] => 7136861
[patent_doc_number] => 20050181549
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-08-18
[patent_title] => 'Semiconductor structure having strained semiconductor and method therefor'
[patent_app_type] => utility
[patent_app_number] => 10/780143
[patent_app_country] => US
[patent_app_date] => 2004-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2551
[patent_no_of_claims] => 31
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0181/20050181549.pdf
[firstpage_image] =>[orig_patent_app_number] => 10780143
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/780143 | Semiconductor structure having strained semiconductor and method therefor | Feb 16, 2004 | Issued |
Array
(
[id] => 7406341
[patent_doc_number] => 20040175856
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-09
[patent_title] => 'Devices having vertically-disposed nanofabric articles and methods of marking the same'
[patent_app_type] => new
[patent_app_number] => 10/776572
[patent_app_country] => US
[patent_app_date] => 2004-02-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 6572
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0175/20040175856.pdf
[firstpage_image] =>[orig_patent_app_number] => 10776572
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/776572 | Devices having vertically-disposed nanofabric articles and methods of making the same | Feb 10, 2004 | Issued |
Array
(
[id] => 7414406
[patent_doc_number] => 20040159837
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-08-19
[patent_title] => 'Display device and manufacturing method for the same'
[patent_app_type] => new
[patent_app_number] => 10/775894
[patent_app_country] => US
[patent_app_date] => 2004-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3234
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 1
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0159/20040159837.pdf
[firstpage_image] =>[orig_patent_app_number] => 10775894
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/775894 | Display device and manufacturing method for the same | Feb 9, 2004 | Issued |
Array
(
[id] => 7673239
[patent_doc_number] => 20040180540
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-09-16
[patent_title] => 'Substrate fabrication method and substrate'
[patent_app_type] => new
[patent_app_number] => 10/776864
[patent_app_country] => US
[patent_app_date] => 2004-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 5354
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0180/20040180540.pdf
[firstpage_image] =>[orig_patent_app_number] => 10776864
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/776864 | Substrate fabrication method and substrate | Feb 9, 2004 | Issued |
Array
(
[id] => 7465598
[patent_doc_number] => 20040166663
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-08-26
[patent_title] => 'Method for constructing a wafer-interposer assembly'
[patent_app_type] => new
[patent_app_number] => 10/771796
[patent_app_country] => US
[patent_app_date] => 2004-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6246
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0166/20040166663.pdf
[firstpage_image] =>[orig_patent_app_number] => 10771796
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/771796 | Method for constructing a wafer-interposer assembly | Feb 1, 2004 | Issued |
Array
(
[id] => 654527
[patent_doc_number] => 07109046
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2006-09-19
[patent_title] => 'Surface oxide tabulation and photo process control and cost savings'
[patent_app_type] => utility
[patent_app_number] => 10/768514
[patent_app_country] => US
[patent_app_date] => 2004-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 14
[patent_no_of_words] => 7900
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/109/07109046.pdf
[firstpage_image] =>[orig_patent_app_number] => 10768514
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/768514 | Surface oxide tabulation and photo process control and cost savings | Jan 29, 2004 | Issued |
Array
(
[id] => 5694283
[patent_doc_number] => 20060154430
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-07-13
[patent_title] => 'Soi structure comprising substrate contacts on both sides of the box, and method for the production of such a structure'
[patent_app_type] => utility
[patent_app_number] => 10/543923
[patent_app_country] => US
[patent_app_date] => 2004-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3140
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 14
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0154/20060154430.pdf
[firstpage_image] =>[orig_patent_app_number] => 10543923
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/543923 | SOI structure comprising substrate contacts on both sides of the box, and method for the production of such a structure | Jan 29, 2004 | Issued |
Array
(
[id] => 493453
[patent_doc_number] => 07211468
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-05-01
[patent_title] => 'Method for encapsulating a plurality of electronic components'
[patent_app_type] => utility
[patent_app_number] => 10/765584
[patent_app_country] => US
[patent_app_date] => 2004-01-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 1429
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/211/07211468.pdf
[firstpage_image] =>[orig_patent_app_number] => 10765584
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/765584 | Method for encapsulating a plurality of electronic components | Jan 25, 2004 | Issued |
Array
(
[id] => 951627
[patent_doc_number] => 06960832
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-11-01
[patent_title] => 'Semiconductor device and its production process'
[patent_app_type] => utility
[patent_app_number] => 10/761333
[patent_app_country] => US
[patent_app_date] => 2004-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 17
[patent_no_of_words] => 5583
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/960/06960832.pdf
[firstpage_image] =>[orig_patent_app_number] => 10761333
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/761333 | Semiconductor device and its production process | Jan 21, 2004 | Issued |