
Eric Frank Winakur
Examiner (ID: 185, Phone: (571)272-4736 , Office: P/3777 )
| Most Active Art Unit | 3736 |
| Art Unit(s) | 3791, 3735, 3768, 3777, 2899, 3311, 3736 |
| Total Applications | 2497 |
| Issued Applications | 1849 |
| Pending Applications | 331 |
| Abandoned Applications | 337 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 12128176
[patent_doc_number] => 20180011762
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-11
[patent_title] => 'POOL-LEVEL SOLID STATE DRIVE ERROR CORRECTION'
[patent_app_type] => utility
[patent_app_number] => 15/205248
[patent_app_country] => US
[patent_app_date] => 2016-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8789
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15205248
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/205248 | Pool-level solid state drive error correction | Jul 7, 2016 | Issued |
Array
(
[id] => 12418785
[patent_doc_number] => 09973214
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-05-15
[patent_title] => Low density parity check decoding method performing on general graphic processing unit and decoding apparatus
[patent_app_type] => utility
[patent_app_number] => 15/203804
[patent_app_country] => US
[patent_app_date] => 2016-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 5818
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 276
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15203804
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/203804 | Low density parity check decoding method performing on general graphic processing unit and decoding apparatus | Jul 6, 2016 | Issued |
Array
(
[id] => 11716982
[patent_doc_number] => 20170185481
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-29
[patent_title] => 'COMPUTING SYSTEM WITH DATA RECOVERY MECHANISM AND METHOD OF OPERATION THEREOF'
[patent_app_type] => utility
[patent_app_number] => 15/204408
[patent_app_country] => US
[patent_app_date] => 2016-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 17863
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15204408
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/204408 | Computing system with data recovery mechanism and method of operation thereof | Jul 6, 2016 | Issued |
Array
(
[id] => 11570587
[patent_doc_number] => 20170109231
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-04-20
[patent_title] => 'SEMICONDUCTOR MEMORY DEVICES AND MEMORY SYSTEMS INCLUDING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/204536
[patent_app_country] => US
[patent_app_date] => 2016-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 15422
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15204536
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/204536 | Semiconductor memory devices and memory systems including the same | Jul 6, 2016 | Issued |
Array
(
[id] => 11064480
[patent_doc_number] => 20160261443
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-08
[patent_title] => 'METHOD FOR EFFICIENT PACKET FRAMING IN A COMMUNICATION NETWORK'
[patent_app_type] => utility
[patent_app_number] => 15/156389
[patent_app_country] => US
[patent_app_date] => 2016-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 7699
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15156389
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/156389 | Method for efficient packet framing in a communication network | May 16, 2016 | Issued |
Array
(
[id] => 11551391
[patent_doc_number] => 09620244
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-04-11
[patent_title] => 'Determining categories for memory fail conditions'
[patent_app_type] => utility
[patent_app_number] => 15/150822
[patent_app_country] => US
[patent_app_date] => 2016-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 19
[patent_no_of_words] => 14039
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 221
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15150822
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/150822 | Determining categories for memory fail conditions | May 9, 2016 | Issued |
Array
(
[id] => 16594572
[patent_doc_number] => 10903854
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-26
[patent_title] => Replacing a subset of digits in a sequence
[patent_app_type] => utility
[patent_app_number] => 16/092926
[patent_app_country] => US
[patent_app_date] => 2016-04-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4646
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 182
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16092926
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/092926 | Replacing a subset of digits in a sequence | Apr 19, 2016 | Issued |
Array
(
[id] => 12515628
[patent_doc_number] => 10002677
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-06-19
[patent_title] => Test mode control circuit
[patent_app_type] => utility
[patent_app_number] => 15/133013
[patent_app_country] => US
[patent_app_date] => 2016-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 7696
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15133013
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/133013 | Test mode control circuit | Apr 18, 2016 | Issued |
Array
(
[id] => 14153101
[patent_doc_number] => 10256944
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-04-09
[patent_title] => Controlling false packet acceptance
[patent_app_type] => utility
[patent_app_number] => 15/132900
[patent_app_country] => US
[patent_app_date] => 2016-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 15951
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 249
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15132900
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/132900 | Controlling false packet acceptance | Apr 18, 2016 | Issued |
Array
(
[id] => 14427841
[patent_doc_number] => 10318726
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-06-11
[patent_title] => Systems and methods to provide security to one time program data
[patent_app_type] => utility
[patent_app_number] => 15/132026
[patent_app_country] => US
[patent_app_date] => 2016-04-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5405
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 201
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15132026
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/132026 | Systems and methods to provide security to one time program data | Apr 17, 2016 | Issued |
Array
(
[id] => 11274417
[patent_doc_number] => 20160336965
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-11-17
[patent_title] => 'ERROR CORRECTION METHOD, SEMICONDUCTOR DEVICE, TRANSMISSION AND RECEPTION MODULE, AND TRANSMITTING APPARATUS'
[patent_app_type] => utility
[patent_app_number] => 15/092192
[patent_app_country] => US
[patent_app_date] => 2016-04-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 6606
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15092192
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/092192 | ERROR CORRECTION METHOD, SEMICONDUCTOR DEVICE, TRANSMISSION AND RECEPTION MODULE, AND TRANSMITTING APPARATUS | Apr 5, 2016 | Abandoned |
Array
(
[id] => 11097542
[patent_doc_number] => 20160294512
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-10-06
[patent_title] => 'METHOD AND APPARATUS FOR ENCODING OR DECODING CHANNEL CODE IN A WIRELESS COMMUNICATION SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 15/091507
[patent_app_country] => US
[patent_app_date] => 2016-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 6356
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15091507
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/091507 | Method and apparatus for encoding or decoding channel code in a wireless communication system | Apr 4, 2016 | Issued |
Array
(
[id] => 11984550
[patent_doc_number] => 20170288705
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-10-05
[patent_title] => 'SHARED MEMORY WITH ENHANCED ERROR CORRECTION'
[patent_app_type] => utility
[patent_app_number] => 15/091195
[patent_app_country] => US
[patent_app_date] => 2016-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5694
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15091195
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/091195 | SHARED MEMORY WITH ENHANCED ERROR CORRECTION | Apr 4, 2016 | Abandoned |
Array
(
[id] => 11097540
[patent_doc_number] => 20160294509
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-10-06
[patent_title] => 'APPARATUS AND METHOD FOR SENDING AND RECEIVING BROADCAST SIGNALS'
[patent_app_type] => utility
[patent_app_number] => 15/091404
[patent_app_country] => US
[patent_app_date] => 2016-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 46
[patent_figures_cnt] => 46
[patent_no_of_words] => 27221
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15091404
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/091404 | Apparatus and method for sending and receiving broadcast signals | Apr 4, 2016 | Issued |
Array
(
[id] => 11951073
[patent_doc_number] => 20170255223
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-07
[patent_title] => 'Ultra-Fast Autonomous Clock Monitoring Circuit for Safe and Secure Automotive Applications'
[patent_app_type] => utility
[patent_app_number] => 15/059341
[patent_app_country] => US
[patent_app_date] => 2016-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8557
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15059341
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/059341 | Ultra-fast autonomous clock monitoring circuit for safe and secure automotive applications | Mar 2, 2016 | Issued |
Array
(
[id] => 11070000
[patent_doc_number] => 20160266964
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-15
[patent_title] => 'PROGRAMMABLE LOGIC CIRCUIT DEVICE AND ERROR DETECTION METHOD THEREFOR'
[patent_app_type] => utility
[patent_app_number] => 15/059355
[patent_app_country] => US
[patent_app_date] => 2016-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 7819
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15059355
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/059355 | PROGRAMMABLE LOGIC CIRCUIT DEVICE AND ERROR DETECTION METHOD THEREFOR | Mar 2, 2016 | Abandoned |
Array
(
[id] => 12256721
[patent_doc_number] => 09928871
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-03-27
[patent_title] => 'Storage device and a method for defect scanning of the same'
[patent_app_type] => utility
[patent_app_number] => 15/060542
[patent_app_country] => US
[patent_app_date] => 2016-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 11
[patent_no_of_words] => 7119
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 203
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15060542
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/060542 | Storage device and a method for defect scanning of the same | Mar 2, 2016 | Issued |
Array
(
[id] => 14152897
[patent_doc_number] => 10256842
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-09
[patent_title] => Technologies for correcting flipped bits for an error correction decode process
[patent_app_type] => utility
[patent_app_number] => 15/059642
[patent_app_country] => US
[patent_app_date] => 2016-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 9730
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15059642
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/059642 | Technologies for correcting flipped bits for an error correction decode process | Mar 2, 2016 | Issued |
Array
(
[id] => 12357120
[patent_doc_number] => 09954558
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-04-24
[patent_title] => Fast decoding of data stored in a flash memory
[patent_app_type] => utility
[patent_app_number] => 15/059397
[patent_app_country] => US
[patent_app_date] => 2016-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 9732
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 272
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15059397
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/059397 | Fast decoding of data stored in a flash memory | Mar 2, 2016 | Issued |
Array
(
[id] => 14254075
[patent_doc_number] => 10277250
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-30
[patent_title] => Transmitter and parity permutation method thereof
[patent_app_type] => utility
[patent_app_number] => 15/058242
[patent_app_country] => US
[patent_app_date] => 2016-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 31735
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 386
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15058242
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/058242 | Transmitter and parity permutation method thereof | Mar 1, 2016 | Issued |