Eric Frank Winakur

Array ( [id] => 6387423 [patent_doc_number] => 20100082875 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-04-01 [patent_title] => 'TRANSFER DEVICE' [patent_app_type] => utility [patent_app_number] => 12/556785 [patent_app_country] => US [patent_app_date] => 2009-09-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 8402 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0082/20100082875.pdf [firstpage_image] =>[orig_patent_app_number] => 12556785 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6253288 [patent_doc_number] => 20100138709 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-06-03 [patent_title] => 'METHOD AND APPARATUS FOR DELAY FAULT COVERAGE ENHANCEMENT' [patent_app_type] => utility [patent_app_number] => 12/554437 [patent_app_country] => US [patent_app_date] => 2009-09-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4155 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0138/20100138709.pdf [firstpage_image] =>[orig_patent_app_number] => 12554437 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5932678 [patent_doc_number] => 20110041005 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-02-17 [patent_title] => 'Controller and Method for Providing Read Status and Spare Block Management Information in a Flash Memory System' [patent_app_type] => utility [patent_app_number] => 12/539379 [patent_app_country] => US [patent_app_date] => 2009-08-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 20053 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0041/20110041005.pdf [firstpage_image] =>[orig_patent_app_number] => 12539379 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 10073284 [patent_doc_number] => 09111645 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2015-08-18 [patent_title] => 'Request-command encoding for reduced-data-rate testing' [patent_app_type] => utility [patent_app_number] => 13/000280 [patent_app_country] => US [patent_app_date] => 2009-07-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 4583 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13000280 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7680991 [patent_doc_number] => 20100023817 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-01-28 [patent_title] => 'TEST SYSTEM AND METHOD' [patent_app_type] => utility [patent_app_number] => 12/499977 [patent_app_country] => US [patent_app_date] => 2009-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3643 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0023/20100023817.pdf [firstpage_image] =>[orig_patent_app_number] => 12499977 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6652032 [patent_doc_number] => 20100229058 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-09-09 [patent_title] => 'METHOD AND APPARATUS FOR SYSTEM TESTING USING SCAN CHAIN DECOMPOSITION' [patent_app_type] => utility [patent_app_number] => 12/495336 [patent_app_country] => US [patent_app_date] => 2009-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 24 [patent_no_of_words] => 27084 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0229/20100229058.pdf [firstpage_image] =>[orig_patent_app_number] => 12495336 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6363425 [patent_doc_number] => 20100332894 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-12-30 [patent_title] => 'BIT ERROR THRESHOLD AND REMAPPING A MEMORY DEVICE' [patent_app_type] => utility [patent_app_number] => 12/494904 [patent_app_country] => US [patent_app_date] => 2009-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4452 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0332/20100332894.pdf [firstpage_image] =>[orig_patent_app_number] => 12494904 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5497560 [patent_doc_number] => 20090265588 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-10-22 [patent_title] => 'SYSTEM AND METHOD FOR RUNNING TEST AND REDUNDANCY ANALYSIS IN PARALLEL' [patent_app_type] => utility [patent_app_number] => 12/490657 [patent_app_country] => US [patent_app_date] => 2009-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3663 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0265/20090265588.pdf [firstpage_image] =>[orig_patent_app_number] => 12490657 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5375950 [patent_doc_number] => 20090313511 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-12-17 [patent_title] => 'SEMICONDUCTOR DEVICE TESTING' [patent_app_type] => utility [patent_app_number] => 12/484647 [patent_app_country] => US [patent_app_date] => 2009-06-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4437 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0313/20090313511.pdf [firstpage_image] =>[orig_patent_app_number] => 12484647 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6644367 [patent_doc_number] => 20100313092 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-12-09 [patent_title] => 'TECHNIQUE FOR INITIALIZING DATA AND INSTRUCTIONS FOR CORE FUNCTIONAL PATTERN GENERATION IN MULTI-CORE PROCESSOR' [patent_app_type] => utility [patent_app_number] => 12/479535 [patent_app_country] => US [patent_app_date] => 2009-06-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5588 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0313/20100313092.pdf [firstpage_image] =>[orig_patent_app_number] => 12479535 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5317700 [patent_doc_number] => 20090282298 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-11-12 [patent_title] => 'BIT ERROR MANAGEMENT METHODS FOR WIRELESS AUDIO COMMUNICATION CHANNELS' [patent_app_type] => utility [patent_app_number] => 12/431184 [patent_app_country] => US [patent_app_date] => 2009-04-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 9696 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0282/20090282298.pdf [firstpage_image] =>[orig_patent_app_number] => 12431184 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5497564 [patent_doc_number] => 20090265592 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-10-22 [patent_title] => 'MEMORY DEVICE AND TEST METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 12/423343 [patent_app_country] => US [patent_app_date] => 2009-04-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1792 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0265/20090265592.pdf [firstpage_image] =>[orig_patent_app_number] => 12423343 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5956908 [patent_doc_number] => 20110035638 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-02-10 [patent_title] => 'Timing Failure Debug' [patent_app_type] => utility [patent_app_number] => 12/420047 [patent_app_country] => US [patent_app_date] => 2009-04-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4931 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0035/20110035638.pdf [firstpage_image] =>[orig_patent_app_number] => 12420047 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6117210 [patent_doc_number] => 20110191646 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-08-04 [patent_title] => 'Fault-and Variation-Tolerant Energy - and Area-Efficient Links for Network-on-Chips' [patent_app_type] => utility [patent_app_number] => 12/922948 [patent_app_country] => US [patent_app_date] => 2009-04-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4329 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0191/20110191646.pdf [firstpage_image] =>[orig_patent_app_number] => 12922948 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7679583 [patent_doc_number] => 20100107004 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-04-29 [patent_title] => 'METHOD FOR SELECTIVELY RETRIEVING COLUMN REDUNDANCY DATA IN MEMORY DEVICE' [patent_app_type] => utility [patent_app_number] => 12/414935 [patent_app_country] => US [patent_app_date] => 2009-03-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 10086 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0107/20100107004.pdf [firstpage_image] =>[orig_patent_app_number] => 12414935 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9102761 [patent_doc_number] => 08566655 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-10-22 [patent_title] => 'Method for operating a communication system having a plurality of nodes, and a communication system therefor' [patent_app_type] => utility [patent_app_number] => 12/998110 [patent_app_country] => US [patent_app_date] => 2009-03-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 3856 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12998110 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8183215 [patent_doc_number] => 08181072 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-05-15 [patent_title] => 'Memory testing using multiple processor unit, DMA, and SIMD instruction' [patent_app_type] => utility [patent_app_number] => 12/357080 [patent_app_country] => US [patent_app_date] => 2009-01-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 8 [patent_no_of_words] => 7970 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 398 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/181/08181072.pdf [firstpage_image] =>[orig_patent_app_number] => 12357080 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6006222 [patent_doc_number] => 20110119548 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2011-05-19 [patent_title] => 'RADIO TRANSMISSION DEVICE AND RETRANSMISSION CONTROL METHOD' [patent_app_type] => utility [patent_app_number] => 12/811671 [patent_app_country] => US [patent_app_date] => 2009-01-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6270 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0119/20110119548.pdf [firstpage_image] =>[orig_patent_app_number] => 12811671 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6553619 [patent_doc_number] => 20100125765 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-05-20 [patent_title] => 'UNINITIALIZED MEMORY DETECTION USING ERROR CORRECTION CODES AND BUILT-IN SELF TEST' [patent_app_type] => utility [patent_app_number] => 12/274547 [patent_app_country] => US [patent_app_date] => 2008-11-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6153 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0125/20100125765.pdf [firstpage_image] =>[orig_patent_app_number] => 12274547 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7686359 [patent_doc_number] => 20090177932 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-07-09 [patent_title] => 'METHOD AND APPARATUS FOR TRACKING, REPORTING AND CORRECTING SINGLE-BIT MEMORY ERRORS' [patent_app_type] => utility [patent_app_number] => 12/274044 [patent_app_country] => US [patent_app_date] => 2008-11-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 16960 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0177/20090177932.pdf [firstpage_image] =>[orig_patent_app_number] => 12274044 [rel_patent_id] =>[rel_patent_doc_number] =>)