Eric Frank Winakur

Array ( [id] => 5273656 [patent_doc_number] => 20090077432 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-03-19 [patent_title] => 'Semiconductor Memory Device' [patent_app_type] => utility [patent_app_number] => 12/273270 [patent_app_country] => US [patent_app_date] => 2008-11-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5529 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0077/20090077432.pdf [firstpage_image] =>[orig_patent_app_number] => 12273270 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5424274 [patent_doc_number] => 20090150730 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-06-11 [patent_title] => 'Test apparatus for data storage device and test method for data storage device' [patent_app_type] => utility [patent_app_number] => 12/291861 [patent_app_country] => US [patent_app_date] => 2008-11-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 5281 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0150/20090150730.pdf [firstpage_image] =>[orig_patent_app_number] => 12291861 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5362991 [patent_doc_number] => 20090037785 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-02-05 [patent_title] => 'LOW OVERHEAD INPUT AND OUTPUT BOUNDARY SCAN CELLS' [patent_app_type] => utility [patent_app_number] => 12/251587 [patent_app_country] => US [patent_app_date] => 2008-10-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 10331 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0037/20090037785.pdf [firstpage_image] =>[orig_patent_app_number] => 12251587 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8120289 [patent_doc_number] => 08161367 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-04-17 [patent_title] => 'Correction of single event upset error within sequential storage circuitry of an integrated circuit' [patent_app_type] => utility [patent_app_number] => 12/285517 [patent_app_country] => US [patent_app_date] => 2008-10-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 7967 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 279 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/161/08161367.pdf [firstpage_image] =>[orig_patent_app_number] => 12285517 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9128990 [patent_doc_number] => 08576946 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-11-05 [patent_title] => 'Method and system for cooperative communications with minimal coordination' [patent_app_type] => utility [patent_app_number] => 12/245993 [patent_app_country] => US [patent_app_date] => 2008-10-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 8910 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12245993 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5571415 [patent_doc_number] => 20090254794 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-10-08 [patent_title] => 'METHOD FOR EFFICIENT PACKET FRAMING IN A COMMUNICATION NETWORK' [patent_app_type] => utility [patent_app_number] => 12/245535 [patent_app_country] => US [patent_app_date] => 2008-10-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 7707 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0254/20090254794.pdf [firstpage_image] =>[orig_patent_app_number] => 12245535 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8247192 [patent_doc_number] => 08205134 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2012-06-19 [patent_title] => 'Error detection method and apparatus' [patent_app_type] => utility [patent_app_number] => 12/286492 [patent_app_country] => US [patent_app_date] => 2008-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 28 [patent_no_of_words] => 14102 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/08/205/08205134.pdf [firstpage_image] =>[orig_patent_app_number] => 12286492 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 8594910 [patent_doc_number] => 08352793 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2013-01-08 [patent_title] => 'Device testing method and architecture' [patent_app_type] => utility [patent_app_number] => 12/239878 [patent_app_country] => US [patent_app_date] => 2008-09-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 14 [patent_no_of_words] => 4543 [patent_no_of_claims] => 35 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12239878 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6620538 [patent_doc_number] => 20100064186 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-03-11 [patent_title] => 'METHODS, APPARATUS, AND SYSTEMS TO REPAIR MEMORY' [patent_app_type] => utility [patent_app_number] => 12/209060 [patent_app_country] => US [patent_app_date] => 2008-09-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4521 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0064/20100064186.pdf [firstpage_image] =>[orig_patent_app_number] => 12209060 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5442854 [patent_doc_number] => 20090094493 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-04-09 [patent_title] => 'SEMICONDUCTOR MEMORY DEVICE' [patent_app_type] => utility [patent_app_number] => 12/207870 [patent_app_country] => US [patent_app_date] => 2008-09-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 7242 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0094/20090094493.pdf [firstpage_image] =>[orig_patent_app_number] => 12207870 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6524869 [patent_doc_number] => 20100211854 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-08-19 [patent_title] => 'METHODS AND SYSTEMS FOR PROVIDING DIFFERENT DATA LOSS PROTECTION' [patent_app_type] => utility [patent_app_number] => 12/733345 [patent_app_country] => US [patent_app_date] => 2008-08-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 3844 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0211/20100211854.pdf [firstpage_image] =>[orig_patent_app_number] => 12733345 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4854609 [patent_doc_number] => 20080320352 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2008-12-25 [patent_title] => 'METHODS FOR DISTRIBUTION OF TEST GENERATION PROGRAMS' [patent_app_type] => utility [patent_app_number] => 12/197892 [patent_app_country] => US [patent_app_date] => 2008-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 13998 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0320/20080320352.pdf [firstpage_image] =>[orig_patent_app_number] => 12197892 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 10074274 [patent_doc_number] => 09112647 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2015-08-18 [patent_title] => 'Feedback with unequal error protection' [patent_app_type] => utility [patent_app_number] => 12/812259 [patent_app_country] => US [patent_app_date] => 2008-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 9451 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 255 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12812259 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 9089460 [patent_doc_number] => 08560907 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2013-10-15 [patent_title] => 'Debugging external interface' [patent_app_type] => utility [patent_app_number] => 12/190573 [patent_app_country] => US [patent_app_date] => 2008-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3095 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12190573 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5448123 [patent_doc_number] => 20090049349 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-02-19 [patent_title] => 'SEMICONDUCTOR DEVICE USING LOGIC CHIP' [patent_app_type] => utility [patent_app_number] => 12/190196 [patent_app_country] => US [patent_app_date] => 2008-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 5313 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0049/20090049349.pdf [firstpage_image] =>[orig_patent_app_number] => 12190196 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5339230 [patent_doc_number] => 20090055694 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-02-26 [patent_title] => 'APPARATUS AND METHOD FOR MEASURING SKEW IN SERIAL DATA COMMUNICATION' [patent_app_type] => utility [patent_app_number] => 12/190404 [patent_app_country] => US [patent_app_date] => 2008-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 3443 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0055/20090055694.pdf [firstpage_image] =>[orig_patent_app_number] => 12190404 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5418158 [patent_doc_number] => 20090044045 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-02-12 [patent_title] => 'SEMICONDUCTOR INTEGRATED CIRCUIT AND REDUNDANCY METHOD THEREOF' [patent_app_type] => utility [patent_app_number] => 12/186899 [patent_app_country] => US [patent_app_date] => 2008-08-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 17 [patent_no_of_words] => 9587 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0044/20090044045.pdf [firstpage_image] =>[orig_patent_app_number] => 12186899 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 69090 [patent_doc_number] => 07761763 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-07-20 [patent_title] => 'System-on-chip (SOC) having built-in-self-test circuits and a self-test method of the SOC' [patent_app_type] => utility [patent_app_number] => 12/182785 [patent_app_country] => US [patent_app_date] => 2008-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 8017 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 176 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/761/07761763.pdf [firstpage_image] =>[orig_patent_app_number] => 12182785 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6586106 [patent_doc_number] => 20100235696 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2010-09-16 [patent_title] => 'EMBEDDED TEST SYSTEM AND METHOD' [patent_app_type] => utility [patent_app_number] => 12/280754 [patent_app_country] => US [patent_app_date] => 2008-06-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5474 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0235/20100235696.pdf [firstpage_image] =>[orig_patent_app_number] => 12280754 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5305787 [patent_doc_number] => 20090300439 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2009-12-03 [patent_title] => 'Method and Apparatus for Testing Write-Only Registers' [patent_app_type] => utility [patent_app_number] => 12/132488 [patent_app_country] => US [patent_app_date] => 2008-06-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3282 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0300/20090300439.pdf [firstpage_image] =>[orig_patent_app_number] => 12132488 [rel_patent_id] =>[rel_patent_doc_number] =>)