Eric Frank Winakur

Array ( [id] => 6509394 [patent_doc_number] => 20020191606 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-19 [patent_title] => 'Network system-wide error handling utilizing control bit modification' [patent_app_type] => new [patent_app_number] => 10/142022 [patent_app_country] => US [patent_app_date] => 2002-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 7086 [patent_no_of_claims] => 50 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0191/20020191606.pdf [firstpage_image] =>[orig_patent_app_number] => 10142022 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6648187 [patent_doc_number] => 20030212932 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-11-13 [patent_title] => 'Remote diagnostic packets' [patent_app_type] => new [patent_app_number] => 10/142033 [patent_app_country] => US [patent_app_date] => 2002-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5141 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0212/20030212932.pdf [firstpage_image] =>[orig_patent_app_number] => 10142033 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6648219 [patent_doc_number] => 20030212938 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-11-13 [patent_title] => 'Method and apparatus for generating electronic test and data structure' [patent_app_type] => new [patent_app_number] => 10/141719 [patent_app_country] => US [patent_app_date] => 2002-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 11606 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0212/20030212938.pdf [firstpage_image] =>[orig_patent_app_number] => 10141719 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6648224 [patent_doc_number] => 20030212939 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-11-13 [patent_title] => 'Method and apparatus for selecting the operational mode of an integrated circuit' [patent_app_type] => new [patent_app_number] => 10/141752 [patent_app_country] => US [patent_app_date] => 2002-05-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2908 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0212/20030212939.pdf [firstpage_image] =>[orig_patent_app_number] => 10141752 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6648197 [patent_doc_number] => 20030212934 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-11-13 [patent_title] => 'Debug port for on-die dram' [patent_app_type] => new [patent_app_number] => 10/139393 [patent_app_country] => US [patent_app_date] => 2002-05-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3196 [patent_no_of_claims] => 47 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0212/20030212934.pdf [firstpage_image] =>[orig_patent_app_number] => 10139393 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 513678 [patent_doc_number] => 07206985 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-04-17 [patent_title] => 'Method and apparatus for calibrating a test system for an integrated semiconductor circuit' [patent_app_type] => utility [patent_app_number] => 10/139835 [patent_app_country] => US [patent_app_date] => 2002-05-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3352 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 177 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/206/07206985.pdf [firstpage_image] =>[orig_patent_app_number] => 10139835 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6757612 [patent_doc_number] => 20030005389 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-01-02 [patent_title] => 'Test circuit for testing a synchronous circuit' [patent_app_type] => new [patent_app_number] => 10/140223 [patent_app_country] => US [patent_app_date] => 2002-05-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6400 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 12 [patent_words_short_claim] => 10 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0005/20030005389.pdf [firstpage_image] =>[orig_patent_app_number] => 10140223 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6657698 [patent_doc_number] => 20030133519 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-07-17 [patent_title] => 'Forward tracing decoder apparatus and method' [patent_app_type] => new [patent_app_number] => 09/955566 [patent_app_country] => US [patent_app_date] => 2001-09-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 29 [patent_figures_cnt] => 29 [patent_no_of_words] => 21311 [patent_no_of_claims] => 39 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 75 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0133/20030133519.pdf [firstpage_image] =>[orig_patent_app_number] => 09955566 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4592077 [patent_doc_number] => 07836329 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-11-16 [patent_title] => 'Communication link protocol optimized for storage architectures' [patent_app_type] => utility [patent_app_number] => 09/751649 [patent_app_country] => US [patent_app_date] => 2000-12-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 6812 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 255 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/836/07836329.pdf [firstpage_image] =>[orig_patent_app_number] => 09751649 [rel_patent_id] =>[rel_patent_doc_number] =>)