Eric L. Bolda

Array ( [id] => 713399 [patent_doc_number] => 07062678 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-06-13 [patent_title] => 'Diagnostic memory interface test' [patent_app_type] => utility [patent_app_number] => 10/214864 [patent_app_country] => US [patent_app_date] => 2002-08-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 14 [patent_no_of_words] => 2856 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 108 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/062/07062678.pdf [firstpage_image] =>[orig_patent_app_number] => 10214864 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 645653 [patent_doc_number] => 07124320 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-10-17 [patent_title] => 'Cluster failover via distributed configuration repository' [patent_app_type] => utility [patent_app_number] => 10/213651 [patent_app_country] => US [patent_app_date] => 2002-08-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3902 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/124/07124320.pdf [firstpage_image] =>[orig_patent_app_number] => 10213651 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 823460 [patent_doc_number] => 07409581 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-08-05 [patent_title] => 'Main memory controller adapted to correct corrupted data by xoring corrupted data to directly generate correct data' [patent_app_type] => utility [patent_app_number] => 10/212603 [patent_app_country] => US [patent_app_date] => 2002-08-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 4559 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/409/07409581.pdf [firstpage_image] =>[orig_patent_app_number] => 10212603 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7413288 [patent_doc_number] => 20040025087 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-02-05 [patent_title] => 'Microprocessor system architecture to correct built-in ROM code' [patent_app_type] => new [patent_app_number] => 10/064669 [patent_app_country] => US [patent_app_date] => 2002-08-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3017 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 156 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0025/20040025087.pdf [firstpage_image] =>[orig_patent_app_number] => 10064669 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7413284 [patent_doc_number] => 20040025086 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-02-05 [patent_title] => 'Error checking in a reconfigurable logic signal processor (RLSP)' [patent_app_type] => new [patent_app_number] => 10/211737 [patent_app_country] => US [patent_app_date] => 2002-08-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 6286 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0025/20040025086.pdf [firstpage_image] =>[orig_patent_app_number] => 10211737 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7413293 [patent_doc_number] => 20040025088 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-02-05 [patent_title] => 'Software application test coverage analyzer' [patent_app_type] => new [patent_app_number] => 10/211097 [patent_app_country] => US [patent_app_date] => 2002-08-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 8907 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0025/20040025088.pdf [firstpage_image] =>[orig_patent_app_number] => 10211097 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 691003 [patent_doc_number] => 07080284 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-07-18 [patent_title] => 'Computer server architecture and diagnostic framework for testing same' [patent_app_type] => utility [patent_app_number] => 10/199938 [patent_app_country] => US [patent_app_date] => 2002-07-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 8725 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/080/07080284.pdf [firstpage_image] =>[orig_patent_app_number] => 10199938 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7367978 [patent_doc_number] => 20040015743 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-01-22 [patent_title] => 'System and method for in-line error correction for storage systems' [patent_app_type] => new [patent_app_number] => 10/199911 [patent_app_country] => US [patent_app_date] => 2002-07-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 5063 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0015/20040015743.pdf [firstpage_image] =>[orig_patent_app_number] => 10199911 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 757872 [patent_doc_number] => 07024586 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-04-04 [patent_title] => 'Using file system information in raid data reconstruction and migration' [patent_app_type] => utility [patent_app_number] => 10/179465 [patent_app_country] => US [patent_app_date] => 2002-06-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 7458 [patent_no_of_claims] => 60 [patent_no_of_ind_claims] => 11 [patent_words_short_claim] => 78 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/024/07024586.pdf [firstpage_image] =>[orig_patent_app_number] => 10179465 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6461356 [patent_doc_number] => 20020178406 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-11-28 [patent_title] => 'Method of optimizing design parameters of data storage system and method of applying optimized design parameters' [patent_app_type] => new [patent_app_number] => 10/155022 [patent_app_country] => US [patent_app_date] => 2002-05-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 4095 [patent_no_of_claims] => 39 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0178/20020178406.pdf [firstpage_image] =>[orig_patent_app_number] => 10155022 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6556179 [patent_doc_number] => 20020194529 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-19 [patent_title] => 'Resynchronization of mirrored storage devices' [patent_app_type] => new [patent_app_number] => 10/154414 [patent_app_country] => US [patent_app_date] => 2002-05-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 5414 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 64 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0194/20020194529.pdf [firstpage_image] =>[orig_patent_app_number] => 10154414 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 943672 [patent_doc_number] => 06971049 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-11-29 [patent_title] => 'Method and apparatus for detecting and isolating failures in equipment connected to a data bus' [patent_app_type] => utility [patent_app_number] => 10/153976 [patent_app_country] => US [patent_app_date] => 2002-05-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4553 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 45 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/971/06971049.pdf [firstpage_image] =>[orig_patent_app_number] => 10153976 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6556162 [patent_doc_number] => 20020194528 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-19 [patent_title] => 'Method, disaster recovery record, back-up apparatus and RAID array controller for use in restoring a configuration of a RAID device' [patent_app_type] => new [patent_app_number] => 10/152340 [patent_app_country] => US [patent_app_date] => 2002-05-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 7543 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 54 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0194/20020194528.pdf [firstpage_image] =>[orig_patent_app_number] => 10152340 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 943663 [patent_doc_number] => 06971045 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-11-29 [patent_title] => 'Reducing tester channels for high pinout integrated circuits' [patent_app_type] => utility [patent_app_number] => 10/151669 [patent_app_country] => US [patent_app_date] => 2002-05-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 7656 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 95 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/971/06971045.pdf [firstpage_image] =>[orig_patent_app_number] => 10151669 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 684886 [patent_doc_number] => 07085968 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-08-01 [patent_title] => 'Audibly enabled error status' [patent_app_type] => utility [patent_app_number] => 10/151588 [patent_app_country] => US [patent_app_date] => 2002-05-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 8 [patent_no_of_words] => 5344 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/085/07085968.pdf [firstpage_image] =>[orig_patent_app_number] => 10151588 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7175057 [patent_doc_number] => 20040078675 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-04-22 [patent_title] => 'Device testing interface and method' [patent_app_type] => new [patent_app_number] => 10/146344 [patent_app_country] => US [patent_app_date] => 2002-05-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3624 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 46 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0078/20040078675.pdf [firstpage_image] =>[orig_patent_app_number] => 10146344 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6771365 [patent_doc_number] => 20030217305 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-11-20 [patent_title] => 'System, method, and computer program product within a data processing system for assigning an unused, unassigned storage device as a replacement device' [patent_app_type] => new [patent_app_number] => 10/145307 [patent_app_country] => US [patent_app_date] => 2002-05-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3493 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0217/20030217305.pdf [firstpage_image] =>[orig_patent_app_number] => 10145307 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6655649 [patent_doc_number] => 20030105986 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-06-05 [patent_title] => 'Managing errors detected in processing of commands' [patent_app_type] => new [patent_app_number] => 10/141470 [patent_app_country] => US [patent_app_date] => 2002-05-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 25 [patent_no_of_words] => 46212 [patent_no_of_claims] => 37 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 54 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0105/20030105986.pdf [firstpage_image] =>[orig_patent_app_number] => 10141470 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 649115 [patent_doc_number] => 07120833 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-10-10 [patent_title] => 'Error codes in Agent X' [patent_app_type] => utility [patent_app_number] => 10/132224 [patent_app_country] => US [patent_app_date] => 2002-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 11 [patent_no_of_words] => 2875 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 52 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/120/07120833.pdf [firstpage_image] =>[orig_patent_app_number] => 10132224 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6866452 [patent_doc_number] => 20030191978 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-10-09 [patent_title] => 'Multiple fault location in a series of devices' [patent_app_type] => new [patent_app_number] => 10/116522 [patent_app_country] => US [patent_app_date] => 2002-04-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4024 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 55 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0191/20030191978.pdf [firstpage_image] =>[orig_patent_app_number] => 10116522 [rel_patent_id] =>[rel_patent_doc_number] =>)