Eric Nilsson

Array ( [id] => 7352824 [patent_doc_number] => 20040048428 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-03-11 [patent_title] => 'Semiconductor device and method of manufacturing the same' [patent_app_type] => new [patent_app_number] => 10/640319 [patent_app_country] => US [patent_app_date] => 2003-08-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 6420 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 155 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0048/20040048428.pdf [firstpage_image] =>[orig_patent_app_number] => 10640319 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7030960 [patent_doc_number] => 20050029595 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-02-10 [patent_title] => 'METHOD AND APPARATUS FOR PREVENTING MICROCIRCUIT DYNAMIC THERMO-MECHANICAL DAMAGE DURING AN ESD EVENT' [patent_app_type] => utility [patent_app_number] => 10/635390 [patent_app_country] => US [patent_app_date] => 2003-08-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5615 [patent_no_of_claims] => 31 [patent_no_of_ind_claims] => 25 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0029/20050029595.pdf [firstpage_image] =>[orig_patent_app_number] => 10635390 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 721245 [patent_doc_number] => 07049667 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-05-23 [patent_title] => 'Conductive channel pseudo block process and circuit to inhibit reverse engineering' [patent_app_type] => utility [patent_app_number] => 10/635790 [patent_app_country] => US [patent_app_date] => 2003-08-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 2999 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 89 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/049/07049667.pdf [firstpage_image] =>[orig_patent_app_number] => 10635790 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7267759 [patent_doc_number] => 20040056277 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-03-25 [patent_title] => 'Semiconductor multi-package module including stacked-die package and having wire bond interconnect between stacked packages' [patent_app_type] => new [patent_app_number] => 10/632550 [patent_app_country] => US [patent_app_date] => 2003-08-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 14919 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 43 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0056/20040056277.pdf [firstpage_image] =>[orig_patent_app_number] => 10632550 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7147998 [patent_doc_number] => 20050023674 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-02-03 [patent_title] => 'Multi-chip module having bonding wires and method of fabricating the same' [patent_app_type] => utility [patent_app_number] => 10/632700 [patent_app_country] => US [patent_app_date] => 2003-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3264 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0023/20050023674.pdf [firstpage_image] =>[orig_patent_app_number] => 10632700 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7386448 [patent_doc_number] => 20040021153 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-02-05 [patent_title] => 'Semiconductor device and manufacturing method thereof' [patent_app_type] => new [patent_app_number] => 10/630900 [patent_app_country] => US [patent_app_date] => 2003-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4168 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0021/20040021153.pdf [firstpage_image] =>[orig_patent_app_number] => 10630900 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7147851 [patent_doc_number] => 20050023631 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-02-03 [patent_title] => 'Controlled dry etch of a film' [patent_app_type] => utility [patent_app_number] => 10/633149 [patent_app_country] => US [patent_app_date] => 2003-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 1073 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0023/20050023631.pdf [firstpage_image] =>[orig_patent_app_number] => 10633149 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1113808 [patent_doc_number] => 06803660 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-10-12 [patent_title] => 'Patterning layers comprised of spin-on ceramic films' [patent_app_type] => B1 [patent_app_number] => 10/627790 [patent_app_country] => US [patent_app_date] => 2003-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4800 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/803/06803660.pdf [firstpage_image] =>[orig_patent_app_number] => 10627790 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 972584 [patent_doc_number] => 06936878 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-08-30 [patent_title] => 'Semiconductor memory device with reduced memory cell area' [patent_app_type] => utility [patent_app_number] => 10/626594 [patent_app_country] => US [patent_app_date] => 2003-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 15 [patent_no_of_words] => 7926 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 277 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/936/06936878.pdf [firstpage_image] =>[orig_patent_app_number] => 10626594 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1183017 [patent_doc_number] => 06737702 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-05-18 [patent_title] => 'Zero power memory cell with reduced threshold voltage' [patent_app_type] => B1 [patent_app_number] => 10/626089 [patent_app_country] => US [patent_app_date] => 2003-07-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 18 [patent_no_of_words] => 4054 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 88 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/737/06737702.pdf [firstpage_image] =>[orig_patent_app_number] => 10626089 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1144925 [patent_doc_number] => 06777799 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-08-17 [patent_title] => 'Stacked semiconductor device and method of producing the same' [patent_app_type] => B2 [patent_app_number] => 10/623490 [patent_app_country] => US [patent_app_date] => 2003-07-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 46 [patent_no_of_words] => 11105 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 123 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/777/06777799.pdf [firstpage_image] =>[orig_patent_app_number] => 10623490 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1071843 [patent_doc_number] => 06841427 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-01-11 [patent_title] => 'Electrooptical displays constructed with polymerization initiating and enhancing elements positioned between substrates' [patent_app_type] => utility [patent_app_number] => 10/619790 [patent_app_country] => US [patent_app_date] => 2003-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 6878 [patent_no_of_claims] => 46 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/841/06841427.pdf [firstpage_image] =>[orig_patent_app_number] => 10619790 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1059460 [patent_doc_number] => 06852550 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-02-08 [patent_title] => 'MRAM sense layer area control' [patent_app_type] => utility [patent_app_number] => 10/617719 [patent_app_country] => US [patent_app_date] => 2003-07-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 17 [patent_no_of_words] => 3535 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 101 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/852/06852550.pdf [firstpage_image] =>[orig_patent_app_number] => 10617719 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7086683 [patent_doc_number] => 20050006795 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-01-13 [patent_title] => 'Corner free structure of nonvolatile memory' [patent_app_type] => utility [patent_app_number] => 10/614892 [patent_app_country] => US [patent_app_date] => 2003-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 1945 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0006/20050006795.pdf [firstpage_image] =>[orig_patent_app_number] => 10614892 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7360376 [patent_doc_number] => 20040004877 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-01-08 [patent_title] => 'Semiconductor storage device with signal wiring lines RMED above memory cells' [patent_app_type] => new [patent_app_number] => 10/612992 [patent_app_country] => US [patent_app_date] => 2003-07-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3449 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 207 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0004/20040004877.pdf [firstpage_image] =>[orig_patent_app_number] => 10612992 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7375295 [patent_doc_number] => 20040178428 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-09-16 [patent_title] => 'Organic device including semiconducting layer aligned according to microgrooves of photoresist layer' [patent_app_type] => new [patent_app_number] => 10/613200 [patent_app_country] => US [patent_app_date] => 2003-07-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3789 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 68 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0178/20040178428.pdf [firstpage_image] =>[orig_patent_app_number] => 10613200 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 783393 [patent_doc_number] => 06992342 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-01-31 [patent_title] => 'Magnetic memory device having a non-volatile magnetic section and manufacturing thereof' [patent_app_type] => utility [patent_app_number] => 10/612842 [patent_app_country] => US [patent_app_date] => 2003-07-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 64 [patent_no_of_words] => 33467 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 184 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/992/06992342.pdf [firstpage_image] =>[orig_patent_app_number] => 10612842 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7286513 [patent_doc_number] => 20040108581 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-06-10 [patent_title] => 'Assemblies having stacked semiconductor chips and methods of making same' [patent_app_type] => new [patent_app_number] => 10/611390 [patent_app_country] => US [patent_app_date] => 2003-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4050 [patent_no_of_claims] => 38 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0108/20040108581.pdf [firstpage_image] =>[orig_patent_app_number] => 10611390 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1149292 [patent_doc_number] => 06770524 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-08-03 [patent_title] => 'Method to enhance performance of thermal resistor device' [patent_app_type] => B2 [patent_app_number] => 10/611600 [patent_app_country] => US [patent_app_date] => 2003-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 18 [patent_no_of_words] => 6212 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 46 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/770/06770524.pdf [firstpage_image] =>[orig_patent_app_number] => 10611600 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1106081 [patent_doc_number] => 06812490 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-11-02 [patent_title] => 'Thin-film transistor, panel, and methods for producing them' [patent_app_type] => B2 [patent_app_number] => 10/608000 [patent_app_country] => US [patent_app_date] => 2003-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 36 [patent_figures_cnt] => 36 [patent_no_of_words] => 19826 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/812/06812490.pdf [firstpage_image] =>[orig_patent_app_number] => 10608000 [rel_patent_id] =>[rel_patent_doc_number] =>)