
Eric T. Eide
Examiner (ID: 13362, Phone: (571)272-7405 , Office: P/2875 )
| Most Active Art Unit | 2875 |
| Art Unit(s) | 2875, 4121 |
| Total Applications | 551 |
| Issued Applications | 376 |
| Pending Applications | 47 |
| Abandoned Applications | 143 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 12061954
[patent_doc_number] => 20170338298
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-23
[patent_title] => 'Floating Body Contact Circuit Method for Improving ESD Performance and Switching Speed'
[patent_app_type] => utility
[patent_app_number] => 15/495819
[patent_app_country] => US
[patent_app_date] => 2017-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 8830
[patent_no_of_claims] => 42
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15495819
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/495819 | Floating body contact circuit method for improving ESD performance and switching speed | Apr 23, 2017 | Issued |
Array
(
[id] => 13146143
[patent_doc_number] => 10090412
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-10-02
[patent_title] => Vertical transistor with back bias and reduced parasitic capacitance
[patent_app_type] => utility
[patent_app_number] => 15/477355
[patent_app_country] => US
[patent_app_date] => 2017-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5718
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15477355
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/477355 | Vertical transistor with back bias and reduced parasitic capacitance | Apr 2, 2017 | Issued |
Array
(
[id] => 13243249
[patent_doc_number] => 10134836
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-11-20
[patent_title] => Semiconductor device and method of fabricating the same
[patent_app_type] => utility
[patent_app_number] => 15/476751
[patent_app_country] => US
[patent_app_date] => 2017-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 39
[patent_no_of_words] => 5777
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 184
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15476751
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/476751 | Semiconductor device and method of fabricating the same | Mar 30, 2017 | Issued |
Array
(
[id] => 14366983
[patent_doc_number] => 10304804
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-05-28
[patent_title] => System on package architecture including structures on die back side
[patent_app_type] => utility
[patent_app_number] => 15/476872
[patent_app_country] => US
[patent_app_date] => 2017-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 5149
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15476872
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/476872 | System on package architecture including structures on die back side | Mar 30, 2017 | Issued |
Array
(
[id] => 13470523
[patent_doc_number] => 20180286804
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-04
[patent_title] => INTERCONNECTS FOR SEMICONDUCTOR PACKAGES
[patent_app_type] => utility
[patent_app_number] => 15/476905
[patent_app_country] => US
[patent_app_date] => 2017-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7554
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15476905
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/476905 | Interconnects for semiconductor packages | Mar 30, 2017 | Issued |
Array
(
[id] => 11674110
[patent_doc_number] => 20170162834
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-08
[patent_title] => 'ORGANIC LIGHT EMITTING DISPLAY APPARATUS AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/434257
[patent_app_country] => US
[patent_app_date] => 2017-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 13813
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15434257
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/434257 | Organic light emitting display apparatus and method of manufacturing the same | Feb 15, 2017 | Issued |
Array
(
[id] => 11974762
[patent_doc_number] => 20170278916
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-28
[patent_title] => 'DISPLAY DEVICE AND METHOD FOR MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/426606
[patent_app_country] => US
[patent_app_date] => 2017-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4259
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15426606
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/426606 | Display device and method for manufacturing the same | Feb 6, 2017 | Issued |
Array
(
[id] => 11869557
[patent_doc_number] => 20170236843
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-17
[patent_title] => 'DISPLAY DEVICE HAVING IMPROVED MANUFACTURABILITY AND METHOD FOR FABRICATING SAME'
[patent_app_type] => utility
[patent_app_number] => 15/426664
[patent_app_country] => US
[patent_app_date] => 2017-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 11547
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15426664
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/426664 | Display device having improved manufacturability and method for fabricating same | Feb 6, 2017 | Issued |
Array
(
[id] => 12717193
[patent_doc_number] => 20180130897
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-10
[patent_title] => PROCESS FOR FORMING HOMOEPITAXIAL TUNNEL BARRIERS WITH HYDROGENATED GRAPHENE-ON-GRAPHENE FOR ROOM TEMPERATURE ELECTRONIC DEVICE APPLICATIONS
[patent_app_type] => utility
[patent_app_number] => 15/426119
[patent_app_country] => US
[patent_app_date] => 2017-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4645
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15426119
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/426119 | Process for forming homoepitaxial tunnel barriers with hydrogenated graphene-on-graphene for room temperature electronic device applications | Feb 6, 2017 | Issued |
Array
(
[id] => 11854907
[patent_doc_number] => 20170229399
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-10
[patent_title] => 'Method of galvanic plating assisted by a current distribution layer'
[patent_app_type] => utility
[patent_app_number] => 15/426158
[patent_app_country] => US
[patent_app_date] => 2017-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5575
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15426158
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/426158 | Method of galvanic plating assisted by a current distribution layer | Feb 6, 2017 | Issued |
Array
(
[id] => 11718341
[patent_doc_number] => 20170186840
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-29
[patent_title] => 'NANOCRYSTALS WITH HIGH EXTINCTION COEFFICIENTS AND METHODS OF MAKING AND USING SUCH NANOCRYSTALS'
[patent_app_type] => utility
[patent_app_number] => 15/401216
[patent_app_country] => US
[patent_app_date] => 2017-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 24298
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15401216
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/401216 | NANOCRYSTALS WITH HIGH EXTINCTION COEFFICIENTS AND METHODS OF MAKING AND USING SUCH NANOCRYSTALS | Jan 8, 2017 | Abandoned |
Array
(
[id] => 11517672
[patent_doc_number] => 20170084746
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-23
[patent_title] => 'SEMICONDUCTOR STRUCTURE AND THE MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 15/370841
[patent_app_country] => US
[patent_app_date] => 2016-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7434
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15370841
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/370841 | Semiconductor structure and the manufacturing method thereof | Dec 5, 2016 | Issued |
Array
(
[id] => 12289986
[patent_doc_number] => 09933667
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-04-03
[patent_title] => Liquid crystal panel and manufacture method thereof
[patent_app_type] => utility
[patent_app_number] => 15/370124
[patent_app_country] => US
[patent_app_date] => 2016-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4712
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 349
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15370124
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/370124 | Liquid crystal panel and manufacture method thereof | Dec 5, 2016 | Issued |
Array
(
[id] => 12335205
[patent_doc_number] => 09947736
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-04-17
[patent_title] => Manufacture method of AMOLED back plate and structure thereof
[patent_app_type] => utility
[patent_app_number] => 15/340948
[patent_app_country] => US
[patent_app_date] => 2016-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 3845
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 622
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15340948
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/340948 | Manufacture method of AMOLED back plate and structure thereof | Oct 31, 2016 | Issued |
Array
(
[id] => 13724207
[patent_doc_number] => 20170373059
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-12-28
[patent_title] => FINFET AND MANUFACTURING METHOD OF THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/299479
[patent_app_country] => US
[patent_app_date] => 2016-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4075
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15299479
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/299479 | FINFET AND MANUFACTURING METHOD OF THE SAME | Oct 20, 2016 | Abandoned |
Array
(
[id] => 11608872
[patent_doc_number] => 20170126176
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-05-04
[patent_title] => 'SEMICONDUCTOR DEVICE AND ELECTRONIC DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/298305
[patent_app_country] => US
[patent_app_date] => 2016-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 39
[patent_figures_cnt] => 39
[patent_no_of_words] => 33362
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15298305
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/298305 | Semiconductor device and electronic device | Oct 19, 2016 | Issued |
Array
(
[id] => 12436728
[patent_doc_number] => 09978760
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-05-22
[patent_title] => Semiconductor device and related manufacturing method
[patent_app_type] => utility
[patent_app_number] => 15/298578
[patent_app_country] => US
[patent_app_date] => 2016-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 16
[patent_no_of_words] => 5891
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15298578
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/298578 | Semiconductor device and related manufacturing method | Oct 19, 2016 | Issued |
Array
(
[id] => 11608102
[patent_doc_number] => 20170125405
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-05-04
[patent_title] => 'METHOD FOR FORMING CAPACITOR, SEMICONDUCTOR DEVICE, MODULE, AND ELECTRONIC DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/298306
[patent_app_country] => US
[patent_app_date] => 2016-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 63
[patent_figures_cnt] => 63
[patent_no_of_words] => 45519
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15298306
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/298306 | Method for forming capacitor, semiconductor device, module, and electronic device | Oct 19, 2016 | Issued |
Array
(
[id] => 11592990
[patent_doc_number] => 20170117402
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-04-27
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF PRODUCING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/299056
[patent_app_country] => US
[patent_app_date] => 2016-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5566
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15299056
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/299056 | SEMICONDUCTOR DEVICE AND METHOD OF PRODUCING THE SAME | Oct 19, 2016 | Abandoned |
Array
(
[id] => 11592786
[patent_doc_number] => 20170117198
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-04-27
[patent_title] => 'SEMICONDUCTOR DEVICE AND SEMICONDUCTOR PACKAGE COMPRISING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/298919
[patent_app_country] => US
[patent_app_date] => 2016-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 9788
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15298919
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/298919 | Semiconductor device and semiconductor package comprising the same | Oct 19, 2016 | Issued |