
Eric T. Oberly
Examiner (ID: 2571)
| Most Active Art Unit | 2184 |
| Art Unit(s) | 2184 |
| Total Applications | 685 |
| Issued Applications | 500 |
| Pending Applications | 42 |
| Abandoned Applications | 153 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16378234
[patent_doc_number] => 20200327076
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-15
[patent_title] => DIRECT ACCESS TO A HARDWARE DEVICE FOR VIRTUAL MACHINES OF A VIRTUALIZED COMPUTER SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/742847
[patent_app_country] => US
[patent_app_date] => 2020-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12387
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16742847
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/742847 | Direct access to a hardware device for virtual machines of a virtualized computer system | Jan 13, 2020 | Issued |
Array
(
[id] => 16122281
[patent_doc_number] => 20200213163
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-02
[patent_title] => FAST CONTROL INTERFACE
[patent_app_type] => utility
[patent_app_number] => 16/726579
[patent_app_country] => US
[patent_app_date] => 2019-12-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12356
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16726579
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/726579 | Fast control interface | Dec 23, 2019 | Issued |
Array
(
[id] => 15743675
[patent_doc_number] => 20200110726
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-09
[patent_title] => MULTIPLE TRANSACTION DATA FLOW CONTROL UNIT FOR HIGH-SPEED INTERCONNECT
[patent_app_type] => utility
[patent_app_number] => 16/708042
[patent_app_country] => US
[patent_app_date] => 2019-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7004
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16708042
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/708042 | Multiple transaction data flow control unit for high-speed interconnect | Dec 8, 2019 | Issued |
Array
(
[id] => 17367078
[patent_doc_number] => 11234124
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-01-25
[patent_title] => Terminal information transfer method and relevant products
[patent_app_type] => utility
[patent_app_number] => 16/699873
[patent_app_country] => US
[patent_app_date] => 2019-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 22
[patent_no_of_words] => 13186
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16699873
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/699873 | Terminal information transfer method and relevant products | Dec 1, 2019 | Issued |
Array
(
[id] => 17698842
[patent_doc_number] => 11372564
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-28
[patent_title] => Apparatus and method for dynamically allocating data paths in response to resource usage in data processing system
[patent_app_type] => utility
[patent_app_number] => 16/691190
[patent_app_country] => US
[patent_app_date] => 2019-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 20213
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16691190
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/691190 | Apparatus and method for dynamically allocating data paths in response to resource usage in data processing system | Nov 20, 2019 | Issued |
Array
(
[id] => 18218587
[patent_doc_number] => 11593529
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-02-28
[patent_title] => Device interface security management for computer buses
[patent_app_type] => utility
[patent_app_number] => 16/687561
[patent_app_country] => US
[patent_app_date] => 2019-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 19409
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 240
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16687561
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/687561 | Device interface security management for computer buses | Nov 17, 2019 | Issued |
Array
(
[id] => 16745015
[patent_doc_number] => 10970003
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-06
[patent_title] => Scalable low-latency storage interface
[patent_app_type] => utility
[patent_app_number] => 16/681316
[patent_app_country] => US
[patent_app_date] => 2019-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 13
[patent_no_of_words] => 9375
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 230
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16681316
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/681316 | Scalable low-latency storage interface | Nov 11, 2019 | Issued |
Array
(
[id] => 15594601
[patent_doc_number] => 20200073835
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-05
[patent_title] => DISTRIBUTED FAIRNESS PROTOCOL FOR INTERCONNECT NETWORKS
[patent_app_type] => utility
[patent_app_number] => 16/678199
[patent_app_country] => US
[patent_app_date] => 2019-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9787
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16678199
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/678199 | Distributed fairness protocol for interconnect networks | Nov 7, 2019 | Issued |
Array
(
[id] => 15500763
[patent_doc_number] => 20200050570
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-13
[patent_title] => SYSTEM, APPARATUS AND METHOD FOR COMMUNICATING TELEMETRY INFORMATION VIA VIRTUAL BUS ENCODINGS
[patent_app_type] => utility
[patent_app_number] => 16/659660
[patent_app_country] => US
[patent_app_date] => 2019-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7335
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16659660
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/659660 | System, apparatus and method for communicating telemetry information via virtual bus encodings | Oct 21, 2019 | Issued |
Array
(
[id] => 15903157
[patent_doc_number] => 20200151098
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-14
[patent_title] => WRITE BUFFERING
[patent_app_type] => utility
[patent_app_number] => 16/601327
[patent_app_country] => US
[patent_app_date] => 2019-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21603
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16601327
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/601327 | WRITE BUFFERING | Oct 13, 2019 | Abandoned |
Array
(
[id] => 17422969
[patent_doc_number] => 11256423
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-22
[patent_title] => Efficiently identifying command readiness based on system state and data spread in multi queue depth environment
[patent_app_type] => utility
[patent_app_number] => 16/600953
[patent_app_country] => US
[patent_app_date] => 2019-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 10077
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16600953
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/600953 | Efficiently identifying command readiness based on system state and data spread in multi queue depth environment | Oct 13, 2019 | Issued |
Array
(
[id] => 17031592
[patent_doc_number] => 11093404
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-17
[patent_title] => Efficient pre-fetching on a storage system
[patent_app_type] => utility
[patent_app_number] => 16/601422
[patent_app_country] => US
[patent_app_date] => 2019-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 21
[patent_no_of_words] => 15007
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 252
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16601422
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/601422 | Efficient pre-fetching on a storage system | Oct 13, 2019 | Issued |
Array
(
[id] => 16652108
[patent_doc_number] => 10929289
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-23
[patent_title] => Controller, memory system and operating method thereof
[patent_app_type] => utility
[patent_app_number] => 16/598776
[patent_app_country] => US
[patent_app_date] => 2019-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 12
[patent_no_of_words] => 6138
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 32
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16598776
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/598776 | Controller, memory system and operating method thereof | Oct 9, 2019 | Issued |
Array
(
[id] => 17308907
[patent_doc_number] => 11210017
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-12-28
[patent_title] => Buffer memory, and computation device and system using the same
[patent_app_type] => utility
[patent_app_number] => 16/598761
[patent_app_country] => US
[patent_app_date] => 2019-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 11650
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16598761
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/598761 | Buffer memory, and computation device and system using the same | Oct 9, 2019 | Issued |
Array
(
[id] => 17338177
[patent_doc_number] => 20220004508
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-01-06
[patent_title] => BLOCKING INDIVIDUAL INTERFACES OF USB COMPOSITE DEVICES
[patent_app_type] => utility
[patent_app_number] => 16/583422
[patent_app_country] => US
[patent_app_date] => 2019-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5068
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16583422
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/583422 | Blocking individual interfaces of USB composite devices | Sep 25, 2019 | Issued |
Array
(
[id] => 15854961
[patent_doc_number] => 10642766
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2020-05-05
[patent_title] => Facilitating sequential data transformations via direct memory access
[patent_app_type] => utility
[patent_app_number] => 16/574643
[patent_app_country] => US
[patent_app_date] => 2019-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 21
[patent_no_of_words] => 6153
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16574643
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/574643 | Facilitating sequential data transformations via direct memory access | Sep 17, 2019 | Issued |
Array
(
[id] => 16714206
[patent_doc_number] => 20210081353
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-18
[patent_title] => ACCELERATOR CHIP CONNECTING A SYSTEM ON A CHIP AND A MEMORY CHIP
[patent_app_type] => utility
[patent_app_number] => 16/573795
[patent_app_country] => US
[patent_app_date] => 2019-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12137
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16573795
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/573795 | ACCELERATOR CHIP CONNECTING A SYSTEM ON A CHIP AND A MEMORY CHIP | Sep 16, 2019 | Abandoned |
Array
(
[id] => 16292013
[patent_doc_number] => 10768862
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-08
[patent_title] => Extending existing storage devices in virtualized environments
[patent_app_type] => utility
[patent_app_number] => 16/564832
[patent_app_country] => US
[patent_app_date] => 2019-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5487
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 207
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16564832
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/564832 | Extending existing storage devices in virtualized environments | Sep 8, 2019 | Issued |
Array
(
[id] => 18052903
[patent_doc_number] => 11526285
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-12-13
[patent_title] => Memory device for neural networks
[patent_app_type] => utility
[patent_app_number] => 16/564066
[patent_app_country] => US
[patent_app_date] => 2019-09-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 4653
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16564066
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/564066 | Memory device for neural networks | Sep 8, 2019 | Issued |
Array
(
[id] => 19569346
[patent_doc_number] => 12144136
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-11-12
[patent_title] => Modular surgical energy system with module positional awareness with digital logic
[patent_app_type] => utility
[patent_app_number] => 16/562243
[patent_app_country] => US
[patent_app_date] => 2019-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 43
[patent_figures_cnt] => 47
[patent_no_of_words] => 51546
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16562243
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/562243 | Modular surgical energy system with module positional awareness with digital logic | Sep 4, 2019 | Issued |