
Eric T. Oberly
Examiner (ID: 5591, Phone: (571)272-6991 , Office: P/2184 )
| Most Active Art Unit | 2184 |
| Art Unit(s) | 2184 |
| Total Applications | 692 |
| Issued Applications | 505 |
| Pending Applications | 44 |
| Abandoned Applications | 152 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17046555
[patent_doc_number] => 11099735
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-08-24
[patent_title] => Facilitating the recovery of full HCI clusters
[patent_app_type] => utility
[patent_app_number] => 16/794207
[patent_app_country] => US
[patent_app_date] => 2020-02-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 5888
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16794207
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/794207 | Facilitating the recovery of full HCI clusters | Feb 17, 2020 | Issued |
Array
(
[id] => 17410894
[patent_doc_number] => 11251799
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-15
[patent_title] => Connection interface circuit, memory storage device and phase-locked loop circuit calibration method
[patent_app_type] => utility
[patent_app_number] => 16/792301
[patent_app_country] => US
[patent_app_date] => 2020-02-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 6381
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16792301
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/792301 | Connection interface circuit, memory storage device and phase-locked loop circuit calibration method | Feb 16, 2020 | Issued |
Array
(
[id] => 17039345
[patent_doc_number] => 20210255981
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-19
[patent_title] => METHOD, SYSTEM AND DEVICE FOR ELECTRONIC INTERCONNECT DELAY BOUND DETERMINATION
[patent_app_type] => utility
[patent_app_number] => 16/790112
[patent_app_country] => US
[patent_app_date] => 2020-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17116
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16790112
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/790112 | Method, system and device for electronic interconnect delay bound determination | Feb 12, 2020 | Issued |
Array
(
[id] => 17009461
[patent_doc_number] => 20210240622
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-05
[patent_title] => SELECTIVE ENDPOINT ISOLATION FOR SELF-HEALING IN A CACHE AND MEMORY COHERENT SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/777502
[patent_app_country] => US
[patent_app_date] => 2020-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8287
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16777502
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/777502 | Selective endpoint isolation for self-healing in a cache and memory coherent system | Jan 29, 2020 | Issued |
Array
(
[id] => 16995165
[patent_doc_number] => 20210233585
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-29
[patent_title] => MULTICHIP MEMORY PACKAGE WITH INTERNAL CHANNEL
[patent_app_type] => utility
[patent_app_number] => 16/776402
[patent_app_country] => US
[patent_app_date] => 2020-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16630
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16776402
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/776402 | MULTICHIP MEMORY PACKAGE WITH INTERNAL CHANNEL | Jan 28, 2020 | Abandoned |
Array
(
[id] => 17522054
[patent_doc_number] => 20220107903
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-07
[patent_title] => USER STATION FOR A BUS SYSTEM AND METHOD FOR TRANSMITTING A MESSAGE AT DIFFERENT BIT RATES IN A BUS SYSTEM
[patent_app_type] => utility
[patent_app_number] => 17/426406
[patent_app_country] => US
[patent_app_date] => 2020-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7512
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17426406
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/426406 | User station for a bus system and method for transmitting a message at different bit rates in a bus system | Jan 22, 2020 | Issued |
Array
(
[id] => 16979745
[patent_doc_number] => 20210223982
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-07-22
[patent_title] => STORAGE SYSTEM CONFIGURATION BASED ON WORKLOAD CHARACTERISTICS AND PERFORMANCE METRICS
[patent_app_type] => utility
[patent_app_number] => 16/746238
[patent_app_country] => US
[patent_app_date] => 2020-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6250
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16746238
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/746238 | Storage system configuration based on workload characteristics and performance metrics | Jan 16, 2020 | Issued |
Array
(
[id] => 16378234
[patent_doc_number] => 20200327076
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-15
[patent_title] => DIRECT ACCESS TO A HARDWARE DEVICE FOR VIRTUAL MACHINES OF A VIRTUALIZED COMPUTER SYSTEM
[patent_app_type] => utility
[patent_app_number] => 16/742847
[patent_app_country] => US
[patent_app_date] => 2020-01-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12387
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16742847
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/742847 | Direct access to a hardware device for virtual machines of a virtualized computer system | Jan 13, 2020 | Issued |
Array
(
[id] => 16122281
[patent_doc_number] => 20200213163
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-02
[patent_title] => FAST CONTROL INTERFACE
[patent_app_type] => utility
[patent_app_number] => 16/726579
[patent_app_country] => US
[patent_app_date] => 2019-12-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12356
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16726579
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/726579 | Fast control interface | Dec 23, 2019 | Issued |
Array
(
[id] => 15743675
[patent_doc_number] => 20200110726
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-04-09
[patent_title] => MULTIPLE TRANSACTION DATA FLOW CONTROL UNIT FOR HIGH-SPEED INTERCONNECT
[patent_app_type] => utility
[patent_app_number] => 16/708042
[patent_app_country] => US
[patent_app_date] => 2019-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7004
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -21
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16708042
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/708042 | Multiple transaction data flow control unit for high-speed interconnect | Dec 8, 2019 | Issued |
Array
(
[id] => 17367078
[patent_doc_number] => 11234124
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-01-25
[patent_title] => Terminal information transfer method and relevant products
[patent_app_type] => utility
[patent_app_number] => 16/699873
[patent_app_country] => US
[patent_app_date] => 2019-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 22
[patent_no_of_words] => 13186
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16699873
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/699873 | Terminal information transfer method and relevant products | Dec 1, 2019 | Issued |
Array
(
[id] => 17698842
[patent_doc_number] => 11372564
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-28
[patent_title] => Apparatus and method for dynamically allocating data paths in response to resource usage in data processing system
[patent_app_type] => utility
[patent_app_number] => 16/691190
[patent_app_country] => US
[patent_app_date] => 2019-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 20213
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16691190
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/691190 | Apparatus and method for dynamically allocating data paths in response to resource usage in data processing system | Nov 20, 2019 | Issued |
Array
(
[id] => 18218587
[patent_doc_number] => 11593529
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-02-28
[patent_title] => Device interface security management for computer buses
[patent_app_type] => utility
[patent_app_number] => 16/687561
[patent_app_country] => US
[patent_app_date] => 2019-11-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 19409
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 240
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16687561
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/687561 | Device interface security management for computer buses | Nov 17, 2019 | Issued |
Array
(
[id] => 16745015
[patent_doc_number] => 10970003
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-06
[patent_title] => Scalable low-latency storage interface
[patent_app_type] => utility
[patent_app_number] => 16/681316
[patent_app_country] => US
[patent_app_date] => 2019-11-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 13
[patent_no_of_words] => 9375
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 230
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16681316
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/681316 | Scalable low-latency storage interface | Nov 11, 2019 | Issued |
Array
(
[id] => 15594601
[patent_doc_number] => 20200073835
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-05
[patent_title] => DISTRIBUTED FAIRNESS PROTOCOL FOR INTERCONNECT NETWORKS
[patent_app_type] => utility
[patent_app_number] => 16/678199
[patent_app_country] => US
[patent_app_date] => 2019-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9787
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16678199
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/678199 | Distributed fairness protocol for interconnect networks | Nov 7, 2019 | Issued |
Array
(
[id] => 15500763
[patent_doc_number] => 20200050570
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-02-13
[patent_title] => SYSTEM, APPARATUS AND METHOD FOR COMMUNICATING TELEMETRY INFORMATION VIA VIRTUAL BUS ENCODINGS
[patent_app_type] => utility
[patent_app_number] => 16/659660
[patent_app_country] => US
[patent_app_date] => 2019-10-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7335
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16659660
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/659660 | System, apparatus and method for communicating telemetry information via virtual bus encodings | Oct 21, 2019 | Issued |
Array
(
[id] => 15903157
[patent_doc_number] => 20200151098
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-14
[patent_title] => WRITE BUFFERING
[patent_app_type] => utility
[patent_app_number] => 16/601327
[patent_app_country] => US
[patent_app_date] => 2019-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 21603
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16601327
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/601327 | WRITE BUFFERING | Oct 13, 2019 | Abandoned |
Array
(
[id] => 17422969
[patent_doc_number] => 11256423
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-22
[patent_title] => Efficiently identifying command readiness based on system state and data spread in multi queue depth environment
[patent_app_type] => utility
[patent_app_number] => 16/600953
[patent_app_country] => US
[patent_app_date] => 2019-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 10077
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16600953
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/600953 | Efficiently identifying command readiness based on system state and data spread in multi queue depth environment | Oct 13, 2019 | Issued |
Array
(
[id] => 17031592
[patent_doc_number] => 11093404
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-08-17
[patent_title] => Efficient pre-fetching on a storage system
[patent_app_type] => utility
[patent_app_number] => 16/601422
[patent_app_country] => US
[patent_app_date] => 2019-10-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 21
[patent_no_of_words] => 15007
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 252
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16601422
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/601422 | Efficient pre-fetching on a storage system | Oct 13, 2019 | Issued |
Array
(
[id] => 16652108
[patent_doc_number] => 10929289
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-23
[patent_title] => Controller, memory system and operating method thereof
[patent_app_type] => utility
[patent_app_number] => 16/598776
[patent_app_country] => US
[patent_app_date] => 2019-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 12
[patent_no_of_words] => 6138
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 32
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16598776
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/598776 | Controller, memory system and operating method thereof | Oct 9, 2019 | Issued |