
Eric W. Thomas
Examiner (ID: 13316)
| Most Active Art Unit | 2848 |
| Art Unit(s) | 2831, 2847, 2848, 2835 |
| Total Applications | 2367 |
| Issued Applications | 1925 |
| Pending Applications | 173 |
| Abandoned Applications | 302 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20296652
[patent_doc_number] => 20250321895
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-16
[patent_title] => HARDWARE BASED ADDRESS SANITIZER FOR EMBEDDED SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 18/636044
[patent_app_country] => US
[patent_app_date] => 2024-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2464
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18636044
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/636044 | Hardware based address sanitizer for embedded systems | Apr 14, 2024 | Issued |
Array
(
[id] => 19514278
[patent_doc_number] => 20240345964
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-17
[patent_title] => DRAM CACHE SYSTEM AND OPERATING METHOD OF THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/627459
[patent_app_country] => US
[patent_app_date] => 2024-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5192
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 31
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18627459
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/627459 | DRAM cache system and operating method of the same | Apr 4, 2024 | Issued |
Array
(
[id] => 19514057
[patent_doc_number] => 20240345743
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-17
[patent_title] => ADAPTIVE POLLING FOR HIGHER DENSITY STORAGE
[patent_app_type] => utility
[patent_app_number] => 18/603033
[patent_app_country] => US
[patent_app_date] => 2024-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14090
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18603033
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/603033 | ADAPTIVE POLLING FOR HIGHER DENSITY STORAGE | Mar 11, 2024 | Pending |
Array
(
[id] => 20188711
[patent_doc_number] => 12399825
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-08-26
[patent_title] => Identifying duplicate data based on recently read data
[patent_app_type] => utility
[patent_app_number] => 18/595567
[patent_app_country] => US
[patent_app_date] => 2024-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3196
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18595567
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/595567 | Identifying duplicate data based on recently read data | Mar 4, 2024 | Issued |
Array
(
[id] => 20221483
[patent_doc_number] => 20250284414
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-09-11
[patent_title] => Data Storage Device and Method for Power Saving in a Variable Host Throughput Environment
[patent_app_type] => utility
[patent_app_number] => 18/596212
[patent_app_country] => US
[patent_app_date] => 2024-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2309
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18596212
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/596212 | Data storage device and method for power saving in a variable host throughput environment | Mar 4, 2024 | Issued |
Array
(
[id] => 19220011
[patent_doc_number] => 20240184715
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-06
[patent_title] => TRANSLATION LOOKASIDE BUFFER PREWARMING
[patent_app_type] => utility
[patent_app_number] => 18/437289
[patent_app_country] => US
[patent_app_date] => 2024-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6361
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18437289
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/437289 | Translation lookaside buffer prewarming | Feb 8, 2024 | Issued |
Array
(
[id] => 20110193
[patent_doc_number] => 12360914
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-15
[patent_title] => Dynamic updates to logical-to-physical address translation table bitmaps
[patent_app_type] => utility
[patent_app_number] => 18/428758
[patent_app_country] => US
[patent_app_date] => 2024-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4240
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18428758
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/428758 | Dynamic updates to logical-to-physical address translation table bitmaps | Jan 30, 2024 | Issued |
Array
(
[id] => 20440213
[patent_doc_number] => 12511049
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-12-30
[patent_title] => SSD device accelerated by dynamic capacity cache
[patent_app_type] => utility
[patent_app_number] => 18/428808
[patent_app_country] => US
[patent_app_date] => 2024-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 1
[patent_no_of_words] => 4943
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 258
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18428808
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/428808 | SSD device accelerated by dynamic capacity cache | Jan 30, 2024 | Issued |
Array
(
[id] => 20138114
[patent_doc_number] => 20250245158
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-31
[patent_title] => EXTENT RESTORE PERFORMANCE USING INTELLIGENT CLIENT-SIDE RECIPE-BASED PREFETCHING
[patent_app_type] => utility
[patent_app_number] => 18/425521
[patent_app_country] => US
[patent_app_date] => 2024-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2390
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18425521
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/425521 | Extent restore performance using intelligent client-side recipe-based prefetching | Jan 28, 2024 | Issued |
Array
(
[id] => 20138111
[patent_doc_number] => 20250245155
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-31
[patent_title] => SYSTEMS AND METHODS OF PRECONFIGURING COHERENCY PROTOCOL FOR COMPUTING SYSTEMS
[patent_app_type] => utility
[patent_app_number] => 18/423070
[patent_app_country] => US
[patent_app_date] => 2024-01-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5669
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18423070
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/423070 | Systems and methods of preconfiguring coherency protocol for computing systems | Jan 24, 2024 | Issued |
Array
(
[id] => 20123346
[patent_doc_number] => 20250238377
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-24
[patent_title] => DATA PREFETCHING OPERATIONS WITH TRUSTWORTHY ENERGY AWARENESS
[patent_app_type] => utility
[patent_app_number] => 18/421226
[patent_app_country] => US
[patent_app_date] => 2024-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18421226
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/421226 | DATA PREFETCHING OPERATIONS WITH TRUSTWORTHY ENERGY AWARENESS | Jan 23, 2024 | Pending |
Array
(
[id] => 20123345
[patent_doc_number] => 20250238376
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-24
[patent_title] => PREFETCHING
[patent_app_type] => utility
[patent_app_number] => 18/419752
[patent_app_country] => US
[patent_app_date] => 2024-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9693
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18419752
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/419752 | Prefetch attribute value prediction | Jan 22, 2024 | Issued |
Array
(
[id] => 19942057
[patent_doc_number] => 12314186
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2025-05-27
[patent_title] => Techniques using a unified cache for storing and accessing translation table entries and updates
[patent_app_type] => utility
[patent_app_number] => 18/417727
[patent_app_country] => US
[patent_app_date] => 2024-01-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 34
[patent_figures_cnt] => 34
[patent_no_of_words] => 47203
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 322
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18417727
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/417727 | Techniques using a unified cache for storing and accessing translation table entries and updates | Jan 18, 2024 | Issued |
Array
(
[id] => 20388028
[patent_doc_number] => 12487754
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-12-02
[patent_title] => Health monitoring of a memory device using in-NAND processing
[patent_app_type] => utility
[patent_app_number] => 18/410851
[patent_app_country] => US
[patent_app_date] => 2024-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 11
[patent_no_of_words] => 0
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18410851
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/410851 | Health monitoring of a memory device using in-NAND processing | Jan 10, 2024 | Issued |
Array
(
[id] => 19159757
[patent_doc_number] => 20240152464
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-09
[patent_title] => MAPPING NON-TYPED MEMORY ACCESS TO TYPED MEMORY ACCESS
[patent_app_type] => utility
[patent_app_number] => 18/405653
[patent_app_country] => US
[patent_app_date] => 2024-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 24367
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 45
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18405653
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/405653 | MAPPING NON-TYPED MEMORY ACCESS TO TYPED MEMORY ACCESS | Jan 4, 2024 | Pending |
Array
(
[id] => 19942058
[patent_doc_number] => 12314187
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-05-27
[patent_title] => Software-hardware memory management modes
[patent_app_type] => utility
[patent_app_number] => 18/389899
[patent_app_country] => US
[patent_app_date] => 2023-12-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 1164
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18389899
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/389899 | Software-hardware memory management modes | Dec 19, 2023 | Issued |
Array
(
[id] => 20317274
[patent_doc_number] => 12455825
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-10-28
[patent_title] => Method for supporting cache coherency based on virtual addresses for artificial intelligence processor having large on-chip memory and apparatus for the same
[patent_app_type] => utility
[patent_app_number] => 18/522776
[patent_app_country] => US
[patent_app_date] => 2023-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 0
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18522776
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/522776 | Method for supporting cache coherency based on virtual addresses for artificial intelligence processor having large on-chip memory and apparatus for the same | Nov 28, 2023 | Issued |
Array
(
[id] => 19036300
[patent_doc_number] => 20240086115
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-14
[patent_title] => ENHANCED WRITE PERFORMANCE UTILIZING PROGRAM INTERLEAVE
[patent_app_type] => utility
[patent_app_number] => 18/513742
[patent_app_country] => US
[patent_app_date] => 2023-11-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11037
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18513742
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/513742 | Enhanced write performance utilizing program interleave | Nov 19, 2023 | Issued |
Array
(
[id] => 20110175
[patent_doc_number] => 12360896
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-15
[patent_title] => Data routing for efficient decompression of compressed data stored in a cache
[patent_app_type] => utility
[patent_app_number] => 18/494179
[patent_app_country] => US
[patent_app_date] => 2023-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3432
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18494179
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/494179 | Data routing for efficient decompression of compressed data stored in a cache | Oct 24, 2023 | Issued |
Array
(
[id] => 20110175
[patent_doc_number] => 12360896
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-15
[patent_title] => Data routing for efficient decompression of compressed data stored in a cache
[patent_app_type] => utility
[patent_app_number] => 18/494179
[patent_app_country] => US
[patent_app_date] => 2023-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3432
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18494179
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/494179 | Data routing for efficient decompression of compressed data stored in a cache | Oct 24, 2023 | Issued |