
Erica E. Cadugan
Examiner (ID: 10388, Phone: (571)272-4474 , Office: P/3722 )
| Most Active Art Unit | 3722 |
| Art Unit(s) | 3726, 3722 |
| Total Applications | 1811 |
| Issued Applications | 1337 |
| Pending Applications | 125 |
| Abandoned Applications | 364 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 47648
[patent_doc_number] => 07783811
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-08-24
[patent_title] => 'Efficient interrupt message definition'
[patent_app_type] => utility
[patent_app_number] => 12/002442
[patent_app_country] => US
[patent_app_date] => 2007-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 7156
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/783/07783811.pdf
[firstpage_image] =>[orig_patent_app_number] => 12002442
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/002442 | Efficient interrupt message definition | Dec 16, 2007 | Issued |
Array
(
[id] => 6383536
[patent_doc_number] => 20100077122
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-03-25
[patent_title] => 'DATA RECORDER FOR MULTIPLE MEDIA FORMATS'
[patent_app_type] => utility
[patent_app_number] => 12/517263
[patent_app_country] => US
[patent_app_date] => 2007-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 3349
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0077/20100077122.pdf
[firstpage_image] =>[orig_patent_app_number] => 12517263
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/517263 | Data recorder for multiple media formats | Dec 3, 2007 | Issued |
Array
(
[id] => 5577118
[patent_doc_number] => 20090144480
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-06-04
[patent_title] => 'MULTI-PROCESSOR SYSTEM ON CHIP PLATFORM AND DVB-T BASEBAND RECEIVER USING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 11/949716
[patent_app_country] => US
[patent_app_date] => 2007-12-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 3839
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0144/20090144480.pdf
[firstpage_image] =>[orig_patent_app_number] => 11949716
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/949716 | MULTI-PROCESSOR SYSTEM ON CHIP PLATFORM AND DVB-T BASEBAND RECEIVER USING THE SAME | Dec 2, 2007 | Abandoned |
Array
(
[id] => 6619830
[patent_doc_number] => 20100064124
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-03-11
[patent_title] => 'DIGITAL POWER CONTROLLER'
[patent_app_type] => utility
[patent_app_number] => 12/515253
[patent_app_country] => US
[patent_app_date] => 2007-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 4979
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0064/20100064124.pdf
[firstpage_image] =>[orig_patent_app_number] => 12515253
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/515253 | DIGITAL POWER CONTROLLER | Nov 14, 2007 | Abandoned |
Array
(
[id] => 4868887
[patent_doc_number] => 20080147946
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-06-19
[patent_title] => 'Interrupt Controller'
[patent_app_type] => utility
[patent_app_number] => 11/928212
[patent_app_country] => US
[patent_app_date] => 2007-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3299
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0147/20080147946.pdf
[firstpage_image] =>[orig_patent_app_number] => 11928212
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/928212 | Interrupt controller handling interrupts with and without coalescing | Oct 29, 2007 | Issued |
Array
(
[id] => 6633325
[patent_doc_number] => 20100325330
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-12-23
[patent_title] => 'Multimedia multifunctional photo kiosk combination device'
[patent_app_type] => utility
[patent_app_number] => 11/976727
[patent_app_country] => US
[patent_app_date] => 2007-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 1868
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0325/20100325330.pdf
[firstpage_image] =>[orig_patent_app_number] => 11976727
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/976727 | Multimedia multifunctional photo kiosk combination device | Oct 25, 2007 | Abandoned |
Array
(
[id] => 4576187
[patent_doc_number] => 07822894
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2010-10-26
[patent_title] => 'Managing storage system configuration information'
[patent_app_type] => utility
[patent_app_number] => 11/907688
[patent_app_country] => US
[patent_app_date] => 2007-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 13559
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/822/07822894.pdf
[firstpage_image] =>[orig_patent_app_number] => 11907688
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/907688 | Managing storage system configuration information | Oct 15, 2007 | Issued |
Array
(
[id] => 4815151
[patent_doc_number] => 20080195782
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-08-14
[patent_title] => 'BUS SYSTEM AND CONTROL METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 11/871305
[patent_app_country] => US
[patent_app_date] => 2007-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4064
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0195/20080195782.pdf
[firstpage_image] =>[orig_patent_app_number] => 11871305
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/871305 | BUS SYSTEM AND CONTROL METHOD THEREOF | Oct 11, 2007 | Abandoned |
Array
(
[id] => 4572162
[patent_doc_number] => 07962679
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-06-14
[patent_title] => 'Interrupt balancing for multi-core and power'
[patent_app_type] => utility
[patent_app_number] => 11/863715
[patent_app_country] => US
[patent_app_date] => 2007-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 5429
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 101
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/962/07962679.pdf
[firstpage_image] =>[orig_patent_app_number] => 11863715
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/863715 | Interrupt balancing for multi-core and power | Sep 27, 2007 | Issued |
Array
(
[id] => 7706128
[patent_doc_number] => 08090894
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2012-01-03
[patent_title] => 'Architectures for supporting communication and access between multiple host devices and one or more common functions'
[patent_app_type] => utility
[patent_app_number] => 11/903271
[patent_app_country] => US
[patent_app_date] => 2007-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 23
[patent_no_of_words] => 7891
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/090/08090894.pdf
[firstpage_image] =>[orig_patent_app_number] => 11903271
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/903271 | Architectures for supporting communication and access between multiple host devices and one or more common functions | Sep 20, 2007 | Issued |
Array
(
[id] => 8220188
[patent_doc_number] => 08195974
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-06-05
[patent_title] => 'Device and method for synchronizing the states of a plurality of sequential processing units'
[patent_app_type] => utility
[patent_app_number] => 12/444952
[patent_app_country] => US
[patent_app_date] => 2007-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 8217
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/195/08195974.pdf
[firstpage_image] =>[orig_patent_app_number] => 12444952
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/444952 | Device and method for synchronizing the states of a plurality of sequential processing units | Sep 19, 2007 | Issued |
Array
(
[id] => 4693809
[patent_doc_number] => 20080086580
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-04-10
[patent_title] => 'System and method for managing baseboard management controller'
[patent_app_type] => utility
[patent_app_number] => 11/901943
[patent_app_country] => US
[patent_app_date] => 2007-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3050
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0086/20080086580.pdf
[firstpage_image] =>[orig_patent_app_number] => 11901943
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/901943 | System and method for managing baseboard management controller | Sep 18, 2007 | Abandoned |
Array
(
[id] => 5454474
[patent_doc_number] => 20090070511
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-03-12
[patent_title] => 'PROCESSOR SELECTION FOR AN INTERRUPT IDENTIFYING A PROCESSOR CLUSTER'
[patent_app_type] => utility
[patent_app_number] => 11/850790
[patent_app_country] => US
[patent_app_date] => 2007-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4538
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0070/20090070511.pdf
[firstpage_image] =>[orig_patent_app_number] => 11850790
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/850790 | Processor selection for an interrupt identifying a processor cluster | Sep 5, 2007 | Issued |
Array
(
[id] => 7593761
[patent_doc_number] => 07627706
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-12-01
[patent_title] => 'Creation of logical APIC ID with cluster ID and intra-cluster ID'
[patent_app_type] => utility
[patent_app_number] => 11/850782
[patent_app_country] => US
[patent_app_date] => 2007-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 4539
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/627/07627706.pdf
[firstpage_image] =>[orig_patent_app_number] => 11850782
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/850782 | Creation of logical APIC ID with cluster ID and intra-cluster ID | Sep 5, 2007 | Issued |
Array
(
[id] => 5446598
[patent_doc_number] => 20090047824
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-02-19
[patent_title] => 'Connector Alignment System'
[patent_app_type] => utility
[patent_app_number] => 11/839013
[patent_app_country] => US
[patent_app_date] => 2007-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 6204
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0047/20090047824.pdf
[firstpage_image] =>[orig_patent_app_number] => 11839013
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/839013 | Connector Alignment System | Aug 14, 2007 | Abandoned |
Array
(
[id] => 6600750
[patent_doc_number] => 20100002099
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-01-07
[patent_title] => 'METHOD AND APPARATUS FOR SHARING MEMORY'
[patent_app_type] => utility
[patent_app_number] => 12/375357
[patent_app_country] => US
[patent_app_date] => 2007-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 5010
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0002/20100002099.pdf
[firstpage_image] =>[orig_patent_app_number] => 12375357
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/375357 | METHOD AND APPARATUS FOR SHARING MEMORY | Jul 26, 2007 | Abandoned |
Array
(
[id] => 4659254
[patent_doc_number] => 20080028116
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-01-31
[patent_title] => 'Event Queue in a Logical Partition'
[patent_app_type] => utility
[patent_app_number] => 11/777316
[patent_app_country] => US
[patent_app_date] => 2007-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 8490
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0028/20080028116.pdf
[firstpage_image] =>[orig_patent_app_number] => 11777316
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/777316 | Event Queue in a Logical Partition | Jul 12, 2007 | Abandoned |
Array
(
[id] => 5369841
[patent_doc_number] => 20090307400
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2009-12-10
[patent_title] => 'Method for Operating a Lin Bus'
[patent_app_type] => utility
[patent_app_number] => 12/227816
[patent_app_country] => US
[patent_app_date] => 2007-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 9191
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0307/20090307400.pdf
[firstpage_image] =>[orig_patent_app_number] => 12227816
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/227816 | Method for Operating a Lin Bus | Jul 2, 2007 | Abandoned |
Array
(
[id] => 5248816
[patent_doc_number] => 20070245050
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-10-18
[patent_title] => 'Event Queue in a Logical Partition'
[patent_app_type] => utility
[patent_app_number] => 11/764988
[patent_app_country] => US
[patent_app_date] => 2007-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 8483
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0245/20070245050.pdf
[firstpage_image] =>[orig_patent_app_number] => 11764988
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/764988 | Event queue in a logical partition | Jun 18, 2007 | Issued |
Array
(
[id] => 4741775
[patent_doc_number] => 20080235428
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2008-09-25
[patent_title] => 'METHOD AND SYSTEM FOR DYNAMIC SWITCHING BETWEEN MULTIPLEXED INTERFACES'
[patent_app_type] => utility
[patent_app_number] => 11/759360
[patent_app_country] => US
[patent_app_date] => 2007-06-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 3598
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0235/20080235428.pdf
[firstpage_image] =>[orig_patent_app_number] => 11759360
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/759360 | METHOD AND SYSTEM FOR DYNAMIC SWITCHING BETWEEN MULTIPLEXED INTERFACES | Jun 6, 2007 | Abandoned |