
Erica E. Cadugan
Examiner (ID: 10388, Phone: (571)272-4474 , Office: P/3722 )
| Most Active Art Unit | 3722 |
| Art Unit(s) | 3726, 3722 |
| Total Applications | 1811 |
| Issued Applications | 1337 |
| Pending Applications | 125 |
| Abandoned Applications | 364 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 5749268
[patent_doc_number] => 20060112202
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-05-25
[patent_title] => 'Serial bit ordering of non-synchronous bus signals'
[patent_app_type] => utility
[patent_app_number] => 10/993702
[patent_app_country] => US
[patent_app_date] => 2004-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 8887
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0112/20060112202.pdf
[firstpage_image] =>[orig_patent_app_number] => 10993702
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/993702 | Serial bit ordering of non-synchronous bus signals | Nov 18, 2004 | Issued |
Array
(
[id] => 465755
[patent_doc_number] => 07243176
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-07-10
[patent_title] => 'Method and apparatus for power efficient and scalable memory interface'
[patent_app_type] => utility
[patent_app_number] => 10/982632
[patent_app_country] => US
[patent_app_date] => 2004-11-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5250
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/243/07243176.pdf
[firstpage_image] =>[orig_patent_app_number] => 10982632
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/982632 | Method and apparatus for power efficient and scalable memory interface | Nov 4, 2004 | Issued |
Array
(
[id] => 507949
[patent_doc_number] => 07209987
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2007-04-24
[patent_title] => 'Embedded system design through simplified add-on card configuration'
[patent_app_type] => utility
[patent_app_number] => 10/976516
[patent_app_country] => US
[patent_app_date] => 2004-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 17
[patent_no_of_words] => 8196
[patent_no_of_claims] => 42
[patent_no_of_ind_claims] => 12
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/209/07209987.pdf
[firstpage_image] =>[orig_patent_app_number] => 10976516
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/976516 | Embedded system design through simplified add-on card configuration | Oct 28, 2004 | Issued |
Array
(
[id] => 5809315
[patent_doc_number] => 20060095670
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-05-04
[patent_title] => 'System, method and storage medium for providing an inter-integrated circuit (I2C) slave with read/write access to random access memory'
[patent_app_type] => utility
[patent_app_number] => 10/977758
[patent_app_country] => US
[patent_app_date] => 2004-10-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3305
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0095/20060095670.pdf
[firstpage_image] =>[orig_patent_app_number] => 10977758
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/977758 | System, method and storage medium for providing an inter-integrated circuit (I2C) slave with read/write access to random access memory | Oct 28, 2004 | Issued |
Array
(
[id] => 5722393
[patent_doc_number] => 20060075169
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-04-06
[patent_title] => 'Bus deadlock avoidance'
[patent_app_type] => utility
[patent_app_number] => 10/953500
[patent_app_country] => US
[patent_app_date] => 2004-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6614
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0075/20060075169.pdf
[firstpage_image] =>[orig_patent_app_number] => 10953500
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/953500 | Bus deadlock avoidance | Sep 29, 2004 | Issued |
Array
(
[id] => 5722394
[patent_doc_number] => 20060075170
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-04-06
[patent_title] => 'System and method for high voltage bidirectional communications interface'
[patent_app_type] => utility
[patent_app_number] => 10/954750
[patent_app_country] => US
[patent_app_date] => 2004-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4756
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0075/20060075170.pdf
[firstpage_image] =>[orig_patent_app_number] => 10954750
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/954750 | System and method for high voltage bidirectional communications interface | Sep 29, 2004 | Abandoned |
Array
(
[id] => 7013441
[patent_doc_number] => 20050066105
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-03-24
[patent_title] => 'Computer system including bios memory storing data for operating a transmission controller'
[patent_app_type] => utility
[patent_app_number] => 10/932089
[patent_app_country] => US
[patent_app_date] => 2004-09-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2060
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0066/20050066105.pdf
[firstpage_image] =>[orig_patent_app_number] => 10932089
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/932089 | Computer system including bios memory storing data for operating a transmission controller | Sep 1, 2004 | Abandoned |
Array
(
[id] => 7013440
[patent_doc_number] => 20050066104
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-03-24
[patent_title] => 'Interface module for use with a fieldbus device network and with internet and non-internet based process control networks'
[patent_app_type] => utility
[patent_app_number] => 10/931165
[patent_app_country] => US
[patent_app_date] => 2004-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 10813
[patent_no_of_claims] => 59
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0066/20050066104.pdf
[firstpage_image] =>[orig_patent_app_number] => 10931165
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/931165 | Interface module for use with a fieldbus device network and with internet and non-internet based process control networks | Aug 30, 2004 | Issued |
Array
(
[id] => 297814
[patent_doc_number] => 07543093
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2009-06-02
[patent_title] => 'Method and system for stream burst data transfer'
[patent_app_type] => utility
[patent_app_number] => 11/661439
[patent_app_country] => US
[patent_app_date] => 2004-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 6436
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/543/07543093.pdf
[firstpage_image] =>[orig_patent_app_number] => 11661439
[rel_patent_id] =>[rel_patent_doc_number] =>) 11/661439 | Method and system for stream burst data transfer | Aug 29, 2004 | Issued |
Array
(
[id] => 5803333
[patent_doc_number] => 20060036793
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-02-16
[patent_title] => 'Stacked 3U payload module unit'
[patent_app_type] => utility
[patent_app_number] => 10/917090
[patent_app_country] => US
[patent_app_date] => 2004-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4925
[patent_no_of_claims] => 25
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0036/20060036793.pdf
[firstpage_image] =>[orig_patent_app_number] => 10917090
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/917090 | Stacked 3U payload module unit | Aug 11, 2004 | Issued |
Array
(
[id] => 5803334
[patent_doc_number] => 20060036794
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-02-16
[patent_title] => '3U hot-swappable power module and method'
[patent_app_type] => utility
[patent_app_number] => 10/917091
[patent_app_country] => US
[patent_app_date] => 2004-08-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 4922
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0036/20060036794.pdf
[firstpage_image] =>[orig_patent_app_number] => 10917091
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/917091 | 3U hot-swappable power module and method | Aug 11, 2004 | Abandoned |
Array
(
[id] => 6940990
[patent_doc_number] => 20050114553
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-05-26
[patent_title] => 'Handheld option pack interface'
[patent_app_type] => utility
[patent_app_number] => 10/909533
[patent_app_country] => US
[patent_app_date] => 2004-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6949
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0114/20050114553.pdf
[firstpage_image] =>[orig_patent_app_number] => 10909533
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/909533 | Handheld option pack interface | Aug 1, 2004 | Abandoned |
Array
(
[id] => 434861
[patent_doc_number] => 07266631
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-09-04
[patent_title] => 'Isolation of input/output adapter traffic class/virtual channel and input/output ordering domains'
[patent_app_type] => utility
[patent_app_number] => 10/902611
[patent_app_country] => US
[patent_app_date] => 2004-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 5
[patent_no_of_words] => 6000
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 225
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/266/07266631.pdf
[firstpage_image] =>[orig_patent_app_number] => 10902611
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/902611 | Isolation of input/output adapter traffic class/virtual channel and input/output ordering domains | Jul 28, 2004 | Issued |
Array
(
[id] => 5203615
[patent_doc_number] => 20070025094
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-02-01
[patent_title] => 'Backplane having a wired coupling between card slots'
[patent_app_type] => utility
[patent_app_number] => 10/564688
[patent_app_country] => US
[patent_app_date] => 2004-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3749
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0025/20070025094.pdf
[firstpage_image] =>[orig_patent_app_number] => 10564688
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/564688 | Backplane having a wired coupling between card slots | Jul 8, 2004 | Abandoned |
Array
(
[id] => 4996041
[patent_doc_number] => 20070011386
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2007-01-11
[patent_title] => 'Usb host controller with memory for transfer descriptors'
[patent_app_type] => utility
[patent_app_number] => 10/556450
[patent_app_country] => US
[patent_app_date] => 2004-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 2424
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0011/20070011386.pdf
[firstpage_image] =>[orig_patent_app_number] => 10556450
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/556450 | USB host controller with memory for transfer descriptors | May 11, 2004 | Issued |
Array
(
[id] => 882013
[patent_doc_number] => 07360010
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2008-04-15
[patent_title] => 'Method and apparatus for storage command and data router'
[patent_app_type] => utility
[patent_app_number] => 10/822971
[patent_app_country] => US
[patent_app_date] => 2004-04-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7581
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 194
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/360/07360010.pdf
[firstpage_image] =>[orig_patent_app_number] => 10822971
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/822971 | Method and apparatus for storage command and data router | Apr 11, 2004 | Issued |
Array
(
[id] => 6941016
[patent_doc_number] => 20050114579
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-05-26
[patent_title] => '[SYSTEM FOR ACCESSING A PLURALITY OF DEVICES BY USING A SINGLE BUS AND CONTROL APPARATUS THEREIN]'
[patent_app_type] => utility
[patent_app_number] => 10/708805
[patent_app_country] => US
[patent_app_date] => 2004-03-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2973
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0114/20050114579.pdf
[firstpage_image] =>[orig_patent_app_number] => 10708805
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/708805 | [SYSTEM FOR ACCESSING A PLURALITY OF DEVICES BY USING A SINGLE BUS AND CONTROL APPARATUS THEREIN] | Mar 25, 2004 | Abandoned |
Array
(
[id] => 539308
[patent_doc_number] => 07188207
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2007-03-06
[patent_title] => 'Communication device having asynchronous data transmission via symmetrical serial interface'
[patent_app_type] => utility
[patent_app_number] => 10/799379
[patent_app_country] => US
[patent_app_date] => 2004-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 2442
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 201
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/188/07188207.pdf
[firstpage_image] =>[orig_patent_app_number] => 10799379
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/799379 | Communication device having asynchronous data transmission via symmetrical serial interface | Mar 11, 2004 | Issued |
Array
(
[id] => 5755660
[patent_doc_number] => 20060224809
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2006-10-05
[patent_title] => 'Data processing device and method for transferring data'
[patent_app_type] => utility
[patent_app_number] => 10/548344
[patent_app_country] => US
[patent_app_date] => 2004-03-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 4538
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0224/20060224809.pdf
[firstpage_image] =>[orig_patent_app_number] => 10548344
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/548344 | Data processing device and method for transferring data | Mar 2, 2004 | Issued |
Array
(
[id] => 7091740
[patent_doc_number] => 20050010707
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2005-01-13
[patent_title] => 'Data processing apparatus and method for handling interrupts'
[patent_app_type] => utility
[patent_app_number] => 10/788305
[patent_app_country] => US
[patent_app_date] => 2004-03-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8424
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0010/20050010707.pdf
[firstpage_image] =>[orig_patent_app_number] => 10788305
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/788305 | Data processing apparatus and method for handling interrupts | Feb 29, 2004 | Issued |