
Erik T. Peterson
Examiner (ID: 10756, Phone: (571)272-3997 , Office: P/2822 )
| Most Active Art Unit | 2822 |
| Art Unit(s) | 2822, 2898 |
| Total Applications | 454 |
| Issued Applications | 306 |
| Pending Applications | 78 |
| Abandoned Applications | 92 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20311938
[patent_doc_number] => 20250329567
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-23
[patent_title] => METHOD OF PREPARING A STRUCTURED SUBSTRATE FOR DIRECT BONDING
[patent_app_type] => utility
[patent_app_number] => 19/180420
[patent_app_country] => US
[patent_app_date] => 2025-04-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1048
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 204
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19180420
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/180420 | METHOD OF PREPARING A STRUCTURED SUBSTRATE FOR DIRECT BONDING | Apr 15, 2025 | Pending |
Array
(
[id] => 19515775
[patent_doc_number] => 20240347461
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-17
[patent_title] => SEMICONDUCTOR STRUCTURE AND METHOD OF MANUFACTURING THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/755686
[patent_app_country] => US
[patent_app_date] => 2024-06-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4196
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18755686
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/755686 | SEMICONDUCTOR STRUCTURE AND METHOD OF MANUFACTURING THEREOF | Jun 26, 2024 | Pending |
Array
(
[id] => 19221581
[patent_doc_number] => 20240186285
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-06
[patent_title] => PRE-STACKING MECHANICAL STRENGTH ENHANCEMENT OF POWER DEVICE STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 18/444221
[patent_app_country] => US
[patent_app_date] => 2024-02-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7888
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18444221
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/444221 | PRE-STACKING MECHANICAL STRENGTH ENHANCEMENT OF POWER DEVICE STRUCTURES | Feb 15, 2024 | Pending |
Array
(
[id] => 19191419
[patent_doc_number] => 20240170332
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-23
[patent_title] => WAFER WITH TEST STRUCTURE AND METHOD OF DICING WAFER
[patent_app_type] => utility
[patent_app_number] => 18/420779
[patent_app_country] => US
[patent_app_date] => 2024-01-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3379
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 198
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18420779
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/420779 | WAFER WITH TEST STRUCTURE AND METHOD OF DICING WAFER | Jan 23, 2024 | Pending |
Array
(
[id] => 19178129
[patent_doc_number] => 20240164103
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-16
[patent_title] => NONVOLATILE MEMORY DEVICE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/418720
[patent_app_country] => US
[patent_app_date] => 2024-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13456
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18418720
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/418720 | NONVOLATILE MEMORY DEVICE AND METHOD FOR FABRICATING THE SAME | Jan 21, 2024 | Pending |
Array
(
[id] => 19163133
[patent_doc_number] => 20240155840
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-09
[patent_title] => NONVOLATILE MEMORY DEVICE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/416095
[patent_app_country] => US
[patent_app_date] => 2024-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13456
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18416095
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/416095 | Nonvolatile memory device and method for fabricating the same | Jan 17, 2024 | Issued |
Array
(
[id] => 19023102
[patent_doc_number] => 20240079273
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-07
[patent_title] => LASER SCRIBING TRENCH OPENING CONTROL IN WAFER DICING USING HYBRID LASER SCRIBING AND PLASMA ETCH APPROACH
[patent_app_type] => utility
[patent_app_number] => 18/389517
[patent_app_country] => US
[patent_app_date] => 2023-11-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8399
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18389517
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/389517 | LASER SCRIBING TRENCH OPENING CONTROL IN WAFER DICING USING HYBRID LASER SCRIBING AND PLASMA ETCH APPROACH | Nov 13, 2023 | Abandoned |
Array
(
[id] => 18975206
[patent_doc_number] => 20240055298
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-15
[patent_title] => PLASMA-SINGULATED, CONTAMINANT-REDUCED SEMICONDUCTOR DIE
[patent_app_type] => utility
[patent_app_number] => 18/490923
[patent_app_country] => US
[patent_app_date] => 2023-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7071
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 196
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18490923
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/490923 | PLASMA-SINGULATED, CONTAMINANT-REDUCED SEMICONDUCTOR DIE | Oct 19, 2023 | Pending |
Array
(
[id] => 18929378
[patent_doc_number] => 20240032382
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-01-25
[patent_title] => DISPLAY DEVICE INCLUDING A FINGER PRINT SENSOR
[patent_app_type] => utility
[patent_app_number] => 18/480347
[patent_app_country] => US
[patent_app_date] => 2023-10-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18636
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 207
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18480347
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/480347 | DISPLAY DEVICE INCLUDING A FINGER PRINT SENSOR | Oct 2, 2023 | Pending |
Array
(
[id] => 18865863
[patent_doc_number] => 20230420300
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-12-28
[patent_title] => THIN DIE RELEASE FOR SEMICONDUCTOR DEVICE ASSEMBLY
[patent_app_type] => utility
[patent_app_number] => 18/243664
[patent_app_country] => US
[patent_app_date] => 2023-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4540
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18243664
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/243664 | Thin die release for semiconductor device assembly | Sep 7, 2023 | Issued |
Array
(
[id] => 19806099
[patent_doc_number] => 20250072024
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-27
[patent_title] => TRANSISTOR WITH THERMAL PLUG
[patent_app_type] => utility
[patent_app_number] => 18/237195
[patent_app_country] => US
[patent_app_date] => 2023-08-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2926
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 57
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18237195
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/237195 | TRANSISTOR WITH THERMAL PLUG | Aug 22, 2023 | Pending |
Array
(
[id] => 19171507
[patent_doc_number] => 20240157481
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-16
[patent_title] => SEMICONDUCTOR CHIP SPLITTING METHOD USING A LASER AND SEMICONDUCTOR CHIP SPLIT BY THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/233486
[patent_app_country] => US
[patent_app_date] => 2023-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3513
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18233486
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/233486 | SEMICONDUCTOR CHIP SPLITTING METHOD USING A LASER AND SEMICONDUCTOR CHIP SPLIT BY THE SAME | Aug 13, 2023 | Pending |
Array
(
[id] => 19007755
[patent_doc_number] => 20240071826
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-29
[patent_title] => POSITION DETERMINING METHOD AND MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/363841
[patent_app_country] => US
[patent_app_date] => 2023-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5915
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18363841
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/363841 | POSITION DETERMINING METHOD AND MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE | Aug 1, 2023 | Pending |
Array
(
[id] => 18943451
[patent_doc_number] => 20240038590
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-02-01
[patent_title] => SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/360322
[patent_app_country] => US
[patent_app_date] => 2023-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5778
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -3
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18360322
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/360322 | SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD OF SEMICONDUCTOR DEVICE | Jul 26, 2023 | Pending |
Array
(
[id] => 19559903
[patent_doc_number] => 20240371695
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-07
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/204398
[patent_app_country] => US
[patent_app_date] => 2023-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5421
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18204398
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/204398 | SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME | May 31, 2023 | Pending |
Array
(
[id] => 19436251
[patent_doc_number] => 20240304749
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-12
[patent_title] => ENCAPSULATION PROCESS METHOD FOR WAFER-LEVEL LIGHT-EMITTING DIODE DIES
[patent_app_type] => utility
[patent_app_number] => 18/320936
[patent_app_country] => US
[patent_app_date] => 2023-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7947
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 251
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18320936
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/320936 | ENCAPSULATION PROCESS METHOD FOR WAFER-LEVEL LIGHT-EMITTING DIODE DIES | May 18, 2023 | Pending |
Array
(
[id] => 20484204
[patent_doc_number] => 12532685
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-01-20
[patent_title] => Method of processing wafer and laser applying apparatus
[patent_app_type] => utility
[patent_app_number] => 18/317303
[patent_app_country] => US
[patent_app_date] => 2023-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 12
[patent_no_of_words] => 2291
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 315
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18317303
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/317303 | Method of processing wafer and laser applying apparatus | May 14, 2023 | Issued |
Array
(
[id] => 18774286
[patent_doc_number] => 20230369117
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-11-16
[patent_title] => METHOD OF PROCESSING WAFER AND LASER APPLYING APPARATUS
[patent_app_type] => utility
[patent_app_number] => 18/311961
[patent_app_country] => US
[patent_app_date] => 2023-05-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7731
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -3
[patent_words_short_claim] => 198
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18311961
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/311961 | Method of processing wafer and laser applying apparatus | May 3, 2023 | Issued |
Array
(
[id] => 18585964
[patent_doc_number] => 20230268229
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-24
[patent_title] => METHODS OF FORMING SEMICONDUCTOR DIES WITH PERIMETER PROFILES FOR STACKED DIE PACKAGES
[patent_app_type] => utility
[patent_app_number] => 18/133303
[patent_app_country] => US
[patent_app_date] => 2023-04-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3884
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18133303
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/133303 | METHODS OF FORMING SEMICONDUCTOR DIES WITH PERIMETER PROFILES FOR STACKED DIE PACKAGES | Apr 10, 2023 | Abandoned |
Array
(
[id] => 18540885
[patent_doc_number] => 20230245996
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-03
[patent_title] => PROCESSES AND APPLICATIONS FOR CATALYST INFLUENCED CHEMICAL ETCHING
[patent_app_type] => utility
[patent_app_number] => 18/132324
[patent_app_country] => US
[patent_app_date] => 2023-04-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 43549
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -80
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18132324
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/132324 | PROCESSES AND APPLICATIONS FOR CATALYST INFLUENCED CHEMICAL ETCHING | Apr 6, 2023 | Pending |