![](/images/general/no_picture/200_user.png)
Ernest F Karlsen
Examiner (ID: 15544)
Most Active Art Unit | 2607 |
Art Unit(s) | 2607, 2858, 2504, 2508, 2213, 2829, 2899, 2604 |
Total Applications | 2295 |
Issued Applications | 1990 |
Pending Applications | 49 |
Abandoned Applications | 256 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 12823447
[patent_doc_number] => 20180166321
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-14
[patent_title] => SEMICONDUCTOR DEVICE WITH REDUCED TRENCH LOADING EFFECT
[patent_app_type] => utility
[patent_app_number] => 15/672123
[patent_app_country] => US
[patent_app_date] => 2017-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7792
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15672123
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/672123 | Semiconductor device with reduced trench loading effect | Aug 7, 2017 | Issued |
Array
(
[id] => 13071007
[patent_doc_number] => 10056288
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-08-21
[patent_title] => Semiconductor device and fabrication method thereof
[patent_app_type] => utility
[patent_app_number] => 15/672272
[patent_app_country] => US
[patent_app_date] => 2017-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 6
[patent_no_of_words] => 1782
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15672272
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/672272 | Semiconductor device and fabrication method thereof | Aug 7, 2017 | Issued |
Array
(
[id] => 13909031
[patent_doc_number] => 20190043720
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-07
[patent_title] => MANUFACTURING SYSTEM AND METHOD FOR FORMING A CLEAN INTERFACE BETWEEN A FUNCTIONAL LAYER AND A TWO-DIMENSIONAL LAYEYED SEMICONDUCTOR
[patent_app_type] => utility
[patent_app_number] => 15/665486
[patent_app_country] => US
[patent_app_date] => 2017-08-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6342
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15665486
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/665486 | Manufacturing system and method for forming a clean interface between a functional layer and a two-dimensional layeyed semiconductor | Jul 31, 2017 | Issued |
Array
(
[id] => 16495685
[patent_doc_number] => 10861733
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-08
[patent_title] => Manufacturing method of semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/664367
[patent_app_country] => US
[patent_app_date] => 2017-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 90
[patent_no_of_words] => 35109
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15664367
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/664367 | Manufacturing method of semiconductor device | Jul 30, 2017 | Issued |
Array
(
[id] => 13057141
[patent_doc_number] => 10049969
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-08-14
[patent_title] => Integrated circuit
[patent_app_type] => utility
[patent_app_number] => 15/624875
[patent_app_country] => US
[patent_app_date] => 2017-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7000
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15624875
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/624875 | Integrated circuit | Jun 15, 2017 | Issued |
Array
(
[id] => 14397823
[patent_doc_number] => 10312203
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-06-04
[patent_title] => Structure and formation method of chip package with antenna element
[patent_app_type] => utility
[patent_app_number] => 15/625678
[patent_app_country] => US
[patent_app_date] => 2017-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 36
[patent_no_of_words] => 7128
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15625678
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/625678 | Structure and formation method of chip package with antenna element | Jun 15, 2017 | Issued |
Array
(
[id] => 13057293
[patent_doc_number] => 10050045
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-08-14
[patent_title] => SRAM cell with balanced write port
[patent_app_type] => utility
[patent_app_number] => 15/625490
[patent_app_country] => US
[patent_app_date] => 2017-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 8273
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15625490
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/625490 | SRAM cell with balanced write port | Jun 15, 2017 | Issued |
Array
(
[id] => 13629801
[patent_doc_number] => 20180366453
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-20
[patent_title] => METHOD AND APPARATUS FOR REDUCING CAPACITANCE OF INPUT/OUTPUT PINS OF MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/625350
[patent_app_country] => US
[patent_app_date] => 2017-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12650
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15625350
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/625350 | Method and apparatus for reducing capacitance of input/output pins of memory device | Jun 15, 2017 | Issued |
Array
(
[id] => 14738813
[patent_doc_number] => 10388818
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-08-20
[patent_title] => Semiconductor detector
[patent_app_type] => utility
[patent_app_number] => 15/625473
[patent_app_country] => US
[patent_app_date] => 2017-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 3735
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15625473
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/625473 | Semiconductor detector | Jun 15, 2017 | Issued |
Array
(
[id] => 12250243
[patent_doc_number] => 09923027
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-03-20
[patent_title] => 'Structure and method for memory cell array'
[patent_app_type] => utility
[patent_app_number] => 15/624865
[patent_app_country] => US
[patent_app_date] => 2017-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 9681
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 452
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15624865
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/624865 | Structure and method for memory cell array | Jun 15, 2017 | Issued |
Array
(
[id] => 13724615
[patent_doc_number] => 20170373263
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-12-28
[patent_title] => Organic/Inorganic Hybrid Electroluminescent Device with Two-Dimensional Material Emitting Layer
[patent_app_type] => utility
[patent_app_number] => 15/625310
[patent_app_country] => US
[patent_app_date] => 2017-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3408
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 14
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15625310
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/625310 | Organic/Inorganic Hybrid Electroluminescent Device with Two-Dimensional Material Emitting Layer | Jun 15, 2017 | Abandoned |
Array
(
[id] => 13030755
[patent_doc_number] => 10038001
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-07-31
[patent_title] => Hybrid electrically erasable programmable read-only memory (EEPROM) systems and methods for forming
[patent_app_type] => utility
[patent_app_number] => 15/624886
[patent_app_country] => US
[patent_app_date] => 2017-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7087
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 251
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15624886
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/624886 | Hybrid electrically erasable programmable read-only memory (EEPROM) systems and methods for forming | Jun 15, 2017 | Issued |
Array
(
[id] => 12478170
[patent_doc_number] => 09991312
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-06-05
[patent_title] => Electroluminescence display apparatus and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 15/623863
[patent_app_country] => US
[patent_app_date] => 2017-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 7414
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15623863
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/623863 | Electroluminescence display apparatus and manufacturing method thereof | Jun 14, 2017 | Issued |
Array
(
[id] => 16594096
[patent_doc_number] => 10903373
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-01-26
[patent_title] => Chip diode and method for manufacturing same
[patent_app_type] => utility
[patent_app_number] => 15/488145
[patent_app_country] => US
[patent_app_date] => 2017-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 53
[patent_figures_cnt] => 82
[patent_no_of_words] => 30884
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 482
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15488145
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/488145 | Chip diode and method for manufacturing same | Apr 13, 2017 | Issued |
Array
(
[id] => 16001133
[patent_doc_number] => 20200176437
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-06-04
[patent_title] => METHOD AND DEVICE FOR BONDING OF CHIPS
[patent_app_type] => utility
[patent_app_number] => 16/483077
[patent_app_country] => US
[patent_app_date] => 2017-03-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11125
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 20
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16483077
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/483077 | Method and device for bonding of chips | Mar 1, 2017 | Issued |
Array
(
[id] => 11694629
[patent_doc_number] => 20170170346
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-15
[patent_title] => 'NECKLACES OF SILICON NANOWIRES'
[patent_app_type] => utility
[patent_app_number] => 15/441744
[patent_app_country] => US
[patent_app_date] => 2017-02-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4214
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15441744
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/441744 | Necklaces of silicon nanowires | Feb 23, 2017 | Issued |
Array
(
[id] => 11608104
[patent_doc_number] => 20170125409
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-05-04
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/400567
[patent_app_country] => US
[patent_app_date] => 2017-01-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 5967
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15400567
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/400567 | Semiconductor device | Jan 5, 2017 | Issued |
Array
(
[id] => 13514695
[patent_doc_number] => 20180308890
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-25
[patent_title] => IMAGE SENSING CHIP PACKAGING STRUCTURE AND PACKAGING METHOD THEREFOR
[patent_app_type] => utility
[patent_app_number] => 15/767623
[patent_app_country] => US
[patent_app_date] => 2016-12-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3440
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15767623
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/767623 | IMAGE SENSING CHIP PACKAGING STRUCTURE AND PACKAGING METHOD THEREFOR | Dec 25, 2016 | Abandoned |
Array
(
[id] => 12953818
[patent_doc_number] => 09837417
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-12-05
[patent_title] => Semiconductor device and method for fabricating the same
[patent_app_type] => utility
[patent_app_number] => 15/378050
[patent_app_country] => US
[patent_app_date] => 2016-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 2835
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15378050
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/378050 | Semiconductor device and method for fabricating the same | Dec 13, 2016 | Issued |
Array
(
[id] => 11746768
[patent_doc_number] => 20170200841
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-07-13
[patent_title] => 'PHOTOELECTRIC CONVERSION ELEMENT HAVING QUANTUM STRUCTURE USING INDIRECT TRANSITION CONDUCTOR MATERIAL'
[patent_app_type] => utility
[patent_app_number] => 15/378088
[patent_app_country] => US
[patent_app_date] => 2016-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 9230
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15378088
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/378088 | PHOTOELECTRIC CONVERSION ELEMENT HAVING QUANTUM STRUCTURE USING INDIRECT TRANSITION CONDUCTOR MATERIAL | Dec 13, 2016 | Abandoned |