![](/images/general/no_picture/200_user.png)
Ernest F Karlsen
Examiner (ID: 15544)
Most Active Art Unit | 2607 |
Art Unit(s) | 2607, 2858, 2504, 2508, 2213, 2829, 2899, 2604 |
Total Applications | 2295 |
Issued Applications | 1990 |
Pending Applications | 49 |
Abandoned Applications | 256 |
Applications
Application number | Title of the application | Filing Date | Status |
---|---|---|---|
Array
(
[id] => 15331997
[patent_doc_number] => 20200006328
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-02
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/483302
[patent_app_country] => US
[patent_app_date] => 2018-01-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 41889
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16483302
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/483302 | SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME | Jan 30, 2018 | Abandoned |
Array
(
[id] => 14268099
[patent_doc_number] => 10283622
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-05-07
[patent_title] => Extended drain transistor on a crystalline-on-insulator substrate
[patent_app_type] => utility
[patent_app_number] => 15/872939
[patent_app_country] => US
[patent_app_date] => 2018-01-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6944
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 209
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15872939
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/872939 | Extended drain transistor on a crystalline-on-insulator substrate | Jan 15, 2018 | Issued |
Array
(
[id] => 14036281
[patent_doc_number] => 10229896
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-03-12
[patent_title] => Light emitting diode apparatus and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 15/871267
[patent_app_country] => US
[patent_app_date] => 2018-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 9066
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15871267
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/871267 | Light emitting diode apparatus and method for manufacturing the same | Jan 14, 2018 | Issued |
Array
(
[id] => 13629947
[patent_doc_number] => 20180366526
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-20
[patent_title] => DISPLAY DEVICE INCLUDING A CMOS TRANSISTOR AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/871271
[patent_app_country] => US
[patent_app_date] => 2018-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6767
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 141
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15871271
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/871271 | DISPLAY DEVICE INCLUDING A CMOS TRANSISTOR AND METHOD OF MANUFACTURING THE SAME | Jan 14, 2018 | Abandoned |
Array
(
[id] => 14301163
[patent_doc_number] => 10290715
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-05-14
[patent_title] => Semiconductor device and method for manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 15/871296
[patent_app_country] => US
[patent_app_date] => 2018-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 3051
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15871296
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/871296 | Semiconductor device and method for manufacturing the same | Jan 14, 2018 | Issued |
Array
(
[id] => 13829567
[patent_doc_number] => 20190018268
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-17
[patent_title] => LIQUID CRYSTAL DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/871428
[patent_app_country] => US
[patent_app_date] => 2018-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10665
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15871428
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/871428 | Liquid crystal display device | Jan 14, 2018 | Issued |
Array
(
[id] => 14616861
[patent_doc_number] => 10361137
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-07-23
[patent_title] => Semiconductor device and method
[patent_app_type] => utility
[patent_app_number] => 15/871528
[patent_app_country] => US
[patent_app_date] => 2018-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 8998
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15871528
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/871528 | Semiconductor device and method | Jan 14, 2018 | Issued |
Array
(
[id] => 14738543
[patent_doc_number] => 10388682
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-08-20
[patent_title] => Image sensor for measuring distance
[patent_app_type] => utility
[patent_app_number] => 15/871407
[patent_app_country] => US
[patent_app_date] => 2018-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 11470
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15871407
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/871407 | Image sensor for measuring distance | Jan 14, 2018 | Issued |
Array
(
[id] => 13543601
[patent_doc_number] => 20180323347
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-11-08
[patent_title] => THIN FILM TRANSISTOR, DISPLAY SUBSTRATE, METHODS FOR MANUFACTURING THE SAME AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/871525
[patent_app_country] => US
[patent_app_date] => 2018-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4660
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 216
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15871525
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/871525 | THIN FILM TRANSISTOR, DISPLAY SUBSTRATE, METHODS FOR MANUFACTURING THE SAME AND DISPLAY DEVICE | Jan 14, 2018 | Abandoned |
Array
(
[id] => 12801241
[patent_doc_number] => 20180158916
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-06-07
[patent_title] => Semiconductor Component Having a Doped Substrate Layer and Corresponding Methods of Manufacturing
[patent_app_type] => utility
[patent_app_number] => 15/868619
[patent_app_country] => US
[patent_app_date] => 2018-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4946
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15868619
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/868619 | Semiconductor component having a doped substrate layer and corresponding methods of manufacturing | Jan 10, 2018 | Issued |
Array
(
[id] => 16471829
[patent_doc_number] => 20200373367
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-11-26
[patent_title] => DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/961215
[patent_app_country] => US
[patent_app_date] => 2018-01-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4561
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16961215
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/961215 | DISPLAY DEVICE | Jan 10, 2018 | Pending |
Array
(
[id] => 13145709
[patent_doc_number] => 10090193
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-10-02
[patent_title] => Integrated circuit structure incorporating a stacked pair of field effect transistors and a buried interconnect and method
[patent_app_type] => utility
[patent_app_number] => 15/814445
[patent_app_country] => US
[patent_app_date] => 2017-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 46
[patent_figures_cnt] => 48
[patent_no_of_words] => 13167
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15814445
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/814445 | Integrated circuit structure incorporating a stacked pair of field effect transistors and a buried interconnect and method | Nov 15, 2017 | Issued |
Array
(
[id] => 13598163
[patent_doc_number] => 20180350630
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-06
[patent_title] => SYMMETRIC EMBEDDED TRACE SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 15/814355
[patent_app_country] => US
[patent_app_date] => 2017-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4854
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -27
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15814355
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/814355 | SYMMETRIC EMBEDDED TRACE SUBSTRATE | Nov 14, 2017 | Abandoned |
Array
(
[id] => 12759466
[patent_doc_number] => 20180144990
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-24
[patent_title] => METHOD OF FINFET CONTACT FORMATION
[patent_app_type] => utility
[patent_app_number] => 15/814280
[patent_app_country] => US
[patent_app_date] => 2017-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3782
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15814280
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/814280 | Method of FinFET contact formation | Nov 14, 2017 | Issued |
Array
(
[id] => 14309131
[patent_doc_number] => 20190144269
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-16
[patent_title] => WAFER LEVEL ENCAPSULATION FOR MEMS DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/810156
[patent_app_country] => US
[patent_app_date] => 2017-11-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5633
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15810156
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/810156 | Wafer level encapsulation for MEMS device | Nov 12, 2017 | Issued |
Array
(
[id] => 12739039
[patent_doc_number] => 20180138180
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-17
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 15/802472
[patent_app_country] => US
[patent_app_date] => 2017-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2865
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15802472
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/802472 | Semiconductor device and method for fabricating the same | Nov 2, 2017 | Issued |
Array
(
[id] => 14920585
[patent_doc_number] => 10431620
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-01
[patent_title] => Semiconductor device and electronic appliance
[patent_app_type] => utility
[patent_app_number] => 15/784699
[patent_app_country] => US
[patent_app_date] => 2017-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 22
[patent_no_of_words] => 14450
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15784699
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/784699 | Semiconductor device and electronic appliance | Oct 15, 2017 | Issued |
Array
(
[id] => 12181683
[patent_doc_number] => 20180040619
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-02-08
[patent_title] => 'STRUCTURE AND METHOD OF LATCHUP ROBUSTNESS WITH PLACEMENT OF THROUGH WAFER VIA WITHIN CMOS CIRCUITRY'
[patent_app_type] => utility
[patent_app_number] => 15/729002
[patent_app_country] => US
[patent_app_date] => 2017-10-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 7077
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15729002
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/729002 | Structure and method of latchup robustness with placement of through wafer via within CMOS circuitry | Oct 9, 2017 | Issued |
Array
(
[id] => 14094371
[patent_doc_number] => 10243100
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-03-26
[patent_title] => Semiconductor layer including compositional inhomogeneities
[patent_app_type] => utility
[patent_app_number] => 15/687606
[patent_app_country] => US
[patent_app_date] => 2017-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 60
[patent_no_of_words] => 15087
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15687606
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/687606 | Semiconductor layer including compositional inhomogeneities | Aug 27, 2017 | Issued |
Array
(
[id] => 13695397
[patent_doc_number] => 20170358653
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-12-14
[patent_title] => Semiconductor Structure With Enlarged Gate Electrode Structure And Method For Forming The Same
[patent_app_type] => utility
[patent_app_number] => 15/687308
[patent_app_country] => US
[patent_app_date] => 2017-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6320
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 153
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15687308
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/687308 | Semiconductor structure with enlarged gate electrode structure and method for forming the same | Aug 24, 2017 | Issued |