
Errol V. Fernandes
Examiner (ID: 18752, Phone: (571)270-7433 , Office: P/2894 )
| Most Active Art Unit | 2894 |
| Art Unit(s) | 2893, 2894, 2821 |
| Total Applications | 1201 |
| Issued Applications | 1015 |
| Pending Applications | 73 |
| Abandoned Applications | 130 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19392910
[patent_doc_number] => 20240282780
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-22
[patent_title] => ARRAY SUBSTRATE AND DISPLAY PANEL
[patent_app_type] => utility
[patent_app_number] => 18/602403
[patent_app_country] => US
[patent_app_date] => 2024-03-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9403
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18602403
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/602403 | ARRAY SUBSTRATE AND DISPLAY PANEL | Mar 11, 2024 | Pending |
Array
(
[id] => 19269613
[patent_doc_number] => 20240213317
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-27
[patent_title] => SEMICONDUCTOR DEVICES INCLUDING PROTRUDING INSULATION PORTIONS BETWEEN ACTIVE FINS
[patent_app_type] => utility
[patent_app_number] => 18/596461
[patent_app_country] => US
[patent_app_date] => 2024-03-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7738
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18596461
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/596461 | Semiconductor devices including protruding insulation portions between active fins | Mar 4, 2024 | Issued |
Array
(
[id] => 19407404
[patent_doc_number] => 20240290915
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-29
[patent_title] => SEMICONDUCTOR LIGHT-EMITTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/581676
[patent_app_country] => US
[patent_app_date] => 2024-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10402
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 152
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18581676
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/581676 | SEMICONDUCTOR LIGHT-EMITTING DEVICE | Feb 19, 2024 | Pending |
Array
(
[id] => 19468271
[patent_doc_number] => 20240321941
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-26
[patent_title] => INTEGRATED CIRCUIT SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/581664
[patent_app_country] => US
[patent_app_date] => 2024-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5721
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18581664
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/581664 | INTEGRATED CIRCUIT SEMICONDUCTOR DEVICE | Feb 19, 2024 | Pending |
Array
(
[id] => 20183945
[patent_doc_number] => 20250267903
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-08-21
[patent_title] => GATE CONTACT WITH CONCURRENT TIE-DOWN CONNECTION
[patent_app_type] => utility
[patent_app_number] => 18/581707
[patent_app_country] => US
[patent_app_date] => 2024-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1138
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18581707
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/581707 | GATE CONTACT WITH CONCURRENT TIE-DOWN CONNECTION | Feb 19, 2024 | Pending |
Array
(
[id] => 19773487
[patent_doc_number] => 20250054913
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-13
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/581483
[patent_app_country] => US
[patent_app_date] => 2024-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14503
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18581483
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/581483 | SEMICONDUCTOR DEVICE | Feb 19, 2024 | Pending |
Array
(
[id] => 19837536
[patent_doc_number] => 20250089322
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-13
[patent_title] => WAFER AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/581445
[patent_app_country] => US
[patent_app_date] => 2024-02-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5801
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18581445
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/581445 | WAFER AND METHOD FOR MANUFACTURING THE SAME | Feb 19, 2024 | Pending |
Array
(
[id] => 19972483
[patent_doc_number] => 12341104
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-24
[patent_title] => Methods of manufacturing semiconductor devices
[patent_app_type] => utility
[patent_app_number] => 18/442062
[patent_app_country] => US
[patent_app_date] => 2024-02-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 12
[patent_no_of_words] => 2012
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18442062
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/442062 | Methods of manufacturing semiconductor devices | Feb 13, 2024 | Issued |
Array
(
[id] => 19720373
[patent_doc_number] => 12205916
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-21
[patent_title] => Honeycomb pattern for conductive features
[patent_app_type] => utility
[patent_app_number] => 18/436643
[patent_app_country] => US
[patent_app_date] => 2024-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 22
[patent_no_of_words] => 7025
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18436643
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/436643 | Honeycomb pattern for conductive features | Feb 7, 2024 | Issued |
Array
(
[id] => 19161205
[patent_doc_number] => 20240153912
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-09
[patent_title] => OVERLAPPING DIE STACKS FOR NAND PACKAGE ARCHITECTURE
[patent_app_type] => utility
[patent_app_number] => 18/416180
[patent_app_country] => US
[patent_app_date] => 2024-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5679
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18416180
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/416180 | Overlapping die stacks for NAND package architecture | Jan 17, 2024 | Issued |
Array
(
[id] => 19705016
[patent_doc_number] => 12199063
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-01-14
[patent_title] => Microelectronic assemblies
[patent_app_type] => utility
[patent_app_number] => 18/403545
[patent_app_country] => US
[patent_app_date] => 2024-01-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 51
[patent_figures_cnt] => 57
[patent_no_of_words] => 20914
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 331
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18403545
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/403545 | Microelectronic assemblies | Jan 2, 2024 | Issued |
Array
(
[id] => 19957408
[patent_doc_number] => 12327827
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-10
[patent_title] => Microelectronic assemblies
[patent_app_type] => utility
[patent_app_number] => 18/397873
[patent_app_country] => US
[patent_app_date] => 2023-12-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 51
[patent_figures_cnt] => 57
[patent_no_of_words] => 15741
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 206
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18397873
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/397873 | Microelectronic assemblies | Dec 26, 2023 | Issued |
Array
(
[id] => 20063445
[patent_doc_number] => 20250201667
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-19
[patent_title] => COOLING FOR BACK SIDE POWER DISTRIBUTION NETWORK
[patent_app_type] => utility
[patent_app_number] => 18/541669
[patent_app_country] => US
[patent_app_date] => 2023-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1074
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18541669
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/541669 | COOLING FOR BACK SIDE POWER DISTRIBUTION NETWORK | Dec 14, 2023 | Pending |
Array
(
[id] => 20807648
[patent_doc_number] => 12672571
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-06-30
[patent_title] => Electronic device
[patent_app_type] => utility
[patent_app_number] => 18/533441
[patent_app_country] => US
[patent_app_date] => 2023-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 14
[patent_no_of_words] => 1413
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18533441
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/533441 | Electronic device | Dec 7, 2023 | Issued |
Array
(
[id] => 20047078
[patent_doc_number] => 20250185300
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-05
[patent_title] => ELECTRONIC DEVICES EMPLOYING THIN-GATE INSULATOR TRANSISTORS COUPLED TO VARACTORS TO REDUCE GATE-TO-SOURCE/DRAIN VOLTAGE TO AVOID VOLTAGE BREAKDOWN, AND RELATED FABRICATION METHODS
[patent_app_type] => utility
[patent_app_number] => 18/529087
[patent_app_country] => US
[patent_app_date] => 2023-12-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 16217
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -33
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18529087
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/529087 | ELECTRONIC DEVICES EMPLOYING THIN-GATE INSULATOR TRANSISTORS COUPLED TO VARACTORS TO REDUCE GATE-TO-SOURCE/DRAIN VOLTAGE TO AVOID VOLTAGE BREAKDOWN, AND RELATED FABRICATION METHODS | Dec 4, 2023 | Pending |
Array
(
[id] => 19071236
[patent_doc_number] => 20240105662
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-03-28
[patent_title] => SEMICONDUCTOR PACKAGE
[patent_app_type] => utility
[patent_app_number] => 18/528322
[patent_app_country] => US
[patent_app_date] => 2023-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7200
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18528322
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/528322 | Semiconductor package | Dec 3, 2023 | Issued |
Array
(
[id] => 19087876
[patent_doc_number] => 20240114677
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-04
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/526987
[patent_app_country] => US
[patent_app_date] => 2023-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10399
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 167
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18526987
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/526987 | SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING THE SAME | Nov 30, 2023 | Pending |
Array
(
[id] => 19223595
[patent_doc_number] => 20240188299
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-06-06
[patent_title] => THREE-DIMENSIONAL MEMORY ARRAY FORMATION TECHNIQUES
[patent_app_type] => utility
[patent_app_number] => 18/525362
[patent_app_country] => US
[patent_app_date] => 2023-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 17738
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18525362
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/525362 | THREE-DIMENSIONAL MEMORY ARRAY FORMATION TECHNIQUES | Nov 29, 2023 | Pending |
Array
(
[id] => 20900342
[patent_doc_number] => 12707622
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-08-11
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 18/522663
[patent_app_country] => US
[patent_app_date] => 2023-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 7025
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 299
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18522663
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/522663 | SEMICONDUCTOR DEVICE | Nov 28, 2023 | Pending |
Array
(
[id] => 19335795
[patent_doc_number] => 20240250225
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-25
[patent_title] => DISPLAY DEVICE INCLUDING LENSES AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/518909
[patent_app_country] => US
[patent_app_date] => 2023-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7875
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18518909
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/518909 | DISPLAY DEVICE INCLUDING LENSES AND METHOD OF MANUFACTURING THE SAME | Nov 23, 2023 | Pending |