
Errol V. Fernandes
Examiner (ID: 15300, Phone: (571)270-7433 , Office: P/2894 )
| Most Active Art Unit | 2894 |
| Art Unit(s) | 2894, 2821, 2893 |
| Total Applications | 1197 |
| Issued Applications | 1012 |
| Pending Applications | 72 |
| Abandoned Applications | 130 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17847980
[patent_doc_number] => 11437366
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-09-06
[patent_title] => Tunable passive semiconductor elements
[patent_app_type] => utility
[patent_app_number] => 16/643553
[patent_app_country] => US
[patent_app_date] => 2017-09-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 12041
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16643553
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/643553 | Tunable passive semiconductor elements | Sep 28, 2017 | Issued |
Array
(
[id] => 14079185
[patent_doc_number] => 20190088480
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-21
[patent_title] => CHIP HANDLING AND ELECTRONIC COMPONENT INTEGRATION
[patent_app_type] => utility
[patent_app_number] => 15/709876
[patent_app_country] => US
[patent_app_date] => 2017-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18157
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15709876
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/709876 | Chip handling and electronic component integration | Sep 19, 2017 | Issued |
Array
(
[id] => 13754851
[patent_doc_number] => 10170377
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-01-01
[patent_title] => Memory cell with recessed source/drain contacts to reduce capacitance
[patent_app_type] => utility
[patent_app_number] => 15/709704
[patent_app_country] => US
[patent_app_date] => 2017-09-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 23
[patent_no_of_words] => 6136
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15709704
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/709704 | Memory cell with recessed source/drain contacts to reduce capacitance | Sep 19, 2017 | Issued |
Array
(
[id] => 14079233
[patent_doc_number] => 20190088504
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-21
[patent_title] => WAFER LEVEL PACKAGE AND METHOD OF ASSEMBLING SAME
[patent_app_type] => utility
[patent_app_number] => 15/709427
[patent_app_country] => US
[patent_app_date] => 2017-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2495
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -4
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15709427
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/709427 | WAFER LEVEL PACKAGE AND METHOD OF ASSEMBLING SAME | Sep 18, 2017 | Abandoned |
Array
(
[id] => 15703871
[patent_doc_number] => 10608123
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-31
[patent_title] => Metal oxide semiconductor varactor quality factor enhancement
[patent_app_type] => utility
[patent_app_number] => 15/709362
[patent_app_country] => US
[patent_app_date] => 2017-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 12
[patent_no_of_words] => 8353
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15709362
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/709362 | Metal oxide semiconductor varactor quality factor enhancement | Sep 18, 2017 | Issued |
Array
(
[id] => 13862249
[patent_doc_number] => 10192850
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-01-29
[patent_title] => Bonding process with inhibited oxide formation
[patent_app_type] => utility
[patent_app_number] => 15/709371
[patent_app_country] => US
[patent_app_date] => 2017-09-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 4
[patent_no_of_words] => 1844
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 222
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15709371
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/709371 | Bonding process with inhibited oxide formation | Sep 18, 2017 | Issued |
Array
(
[id] => 12243429
[patent_doc_number] => 20180076292
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-15
[patent_title] => 'OXIDE SEMICONDUCTOR, SEMICONDUCTOR DEVICE, SEMICONDUCTOR MEMORY DEVICE, AND SOLID-STATE IMAGING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/697725
[patent_app_country] => US
[patent_app_date] => 2017-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 17
[patent_no_of_words] => 11260
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15697725
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/697725 | Oxide semiconductor, semiconductor device, semiconductor memory device, and solid-state imaging device | Sep 6, 2017 | Issued |
Array
(
[id] => 16386743
[patent_doc_number] => 10811589
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-20
[patent_title] => Reel-to-reel exfoliation and processing of second generation superconductors
[patent_app_type] => utility
[patent_app_number] => 16/331065
[patent_app_country] => US
[patent_app_date] => 2017-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 3271
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16331065
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/331065 | Reel-to-reel exfoliation and processing of second generation superconductors | Sep 6, 2017 | Issued |
Array
(
[id] => 14888949
[patent_doc_number] => 10424523
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-09-24
[patent_title] => Hermetically sealed molecular spectroscopy cell with buried ground plane
[patent_app_type] => utility
[patent_app_number] => 15/697505
[patent_app_country] => US
[patent_app_date] => 2017-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 18
[patent_no_of_words] => 4909
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15697505
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/697505 | Hermetically sealed molecular spectroscopy cell with buried ground plane | Sep 6, 2017 | Issued |
Array
(
[id] => 14024729
[patent_doc_number] => 20190074358
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-03-07
[patent_title] => Semiconductor Device Comprising Diamond and Method For Its Manufacturing
[patent_app_type] => utility
[patent_app_number] => 15/697743
[patent_app_country] => US
[patent_app_date] => 2017-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2761
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15697743
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/697743 | Semiconductor Device Comprising Diamond and Method For Its Manufacturing | Sep 6, 2017 | Abandoned |
Array
(
[id] => 12896530
[patent_doc_number] => 20180190685
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-07-05
[patent_title] => Array Substrate and Manufacturing Method Thereof and Display Device
[patent_app_type] => utility
[patent_app_number] => 15/697660
[patent_app_country] => US
[patent_app_date] => 2017-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6899
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15697660
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/697660 | Array substrate and manufacturing method thereof and display device | Sep 6, 2017 | Issued |
Array
(
[id] => 13405591
[patent_doc_number] => 20180254338
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-06
[patent_title] => Semiconductor Device
[patent_app_type] => utility
[patent_app_number] => 15/697678
[patent_app_country] => US
[patent_app_date] => 2017-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8172
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15697678
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/697678 | Semiconductor device | Sep 6, 2017 | Issued |
Array
(
[id] => 12243434
[patent_doc_number] => 20180076296
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-15
[patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD OF THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/697564
[patent_app_country] => US
[patent_app_date] => 2017-09-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 26810
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15697564
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/697564 | Semiconductor device and manufacturing method of the same | Sep 6, 2017 | Issued |
Array
(
[id] => 13995711
[patent_doc_number] => 20190067013
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-28
[patent_title] => Wrap-Around Contact Plug and Method Manufacturing Same
[patent_app_type] => utility
[patent_app_number] => 15/691871
[patent_app_country] => US
[patent_app_date] => 2017-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7346
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15691871
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/691871 | Wrap-around contact plug and method manufacturing same | Aug 30, 2017 | Issued |
Array
(
[id] => 14828009
[patent_doc_number] => 10411020
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-09-10
[patent_title] => Using three or more masks to define contact-line-blocking components in FinFET SRAM fabrication
[patent_app_type] => utility
[patent_app_number] => 15/691868
[patent_app_country] => US
[patent_app_date] => 2017-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 39
[patent_no_of_words] => 12147
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15691868
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/691868 | Using three or more masks to define contact-line-blocking components in FinFET SRAM fabrication | Aug 30, 2017 | Issued |
Array
(
[id] => 12223335
[patent_doc_number] => 20180061695
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-01
[patent_title] => 'METHOD FOR PROCESSING A WAFER AND METHOD FOR PROCESSING A CARRIER'
[patent_app_type] => utility
[patent_app_number] => 15/690316
[patent_app_country] => US
[patent_app_date] => 2017-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 11642
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15690316
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/690316 | Method for processing a wafer and method for processing a carrier | Aug 29, 2017 | Issued |
Array
(
[id] => 13709321
[patent_doc_number] => 20170365615
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-12-21
[patent_title] => FLOATING GATE MEMORY CELLS IN VERTICAL MEMORY
[patent_app_type] => utility
[patent_app_number] => 15/691477
[patent_app_country] => US
[patent_app_date] => 2017-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10187
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15691477
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/691477 | Floating gate memory cells in vertical memory | Aug 29, 2017 | Issued |
Array
(
[id] => 13989799
[patent_doc_number] => 20190064057
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-02-28
[patent_title] => GAS EXHAUST BY-PRODUCT MEASUREMENT SYSTEM
[patent_app_type] => utility
[patent_app_number] => 15/691405
[patent_app_country] => US
[patent_app_date] => 2017-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4802
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15691405
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/691405 | Gas exhaust by-product measurement system | Aug 29, 2017 | Issued |
Array
(
[id] => 16231756
[patent_doc_number] => 10739301
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-08-11
[patent_title] => Field-effect transistor, biosensor comprising the same, method of manufacturing field-effect transistor, and method of manufacturing biosensor
[patent_app_type] => utility
[patent_app_number] => 15/684939
[patent_app_country] => US
[patent_app_date] => 2017-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 26
[patent_no_of_words] => 7262
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 325
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15684939
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/684939 | Field-effect transistor, biosensor comprising the same, method of manufacturing field-effect transistor, and method of manufacturing biosensor | Aug 23, 2017 | Issued |
Array
(
[id] => 13228895
[patent_doc_number] => 10128230
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-11-13
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/684962
[patent_app_country] => US
[patent_app_date] => 2017-08-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 25
[patent_no_of_words] => 10560
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 81
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15684962
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/684962 | Semiconductor device | Aug 23, 2017 | Issued |