
Errol V. Fernandes
Examiner (ID: 15300, Phone: (571)270-7433 , Office: P/2894 )
| Most Active Art Unit | 2894 |
| Art Unit(s) | 2894, 2821, 2893 |
| Total Applications | 1197 |
| Issued Applications | 1012 |
| Pending Applications | 72 |
| Abandoned Applications | 130 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 8572275
[patent_doc_number] => 08338925
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-12-25
[patent_title] => 'Microelectronic assemblies having compliant layers'
[patent_app_type] => utility
[patent_app_number] => 12/974744
[patent_app_country] => US
[patent_app_date] => 2010-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 28
[patent_no_of_words] => 9906
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 198
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12974744
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/974744 | Microelectronic assemblies having compliant layers | Dec 20, 2010 | Issued |
Array
(
[id] => 6120744
[patent_doc_number] => 20110084313
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-04-14
[patent_title] => 'Methods for Manufacturing Dense Integrated Circuits'
[patent_app_type] => utility
[patent_app_number] => 12/969441
[patent_app_country] => US
[patent_app_date] => 2010-12-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 10929
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0084/20110084313.pdf
[firstpage_image] =>[orig_patent_app_number] => 12969441
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/969441 | Methods for Manufacturing Dense Integrated Circuits | Dec 14, 2010 | Abandoned |
Array
(
[id] => 4619095
[patent_doc_number] => 07998813
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-08-16
[patent_title] => 'Methods of fabricating an access transistor having a polysilicon-comprising plug on individual of opposing sides of gate material'
[patent_app_type] => utility
[patent_app_number] => 12/960862
[patent_app_country] => US
[patent_app_date] => 2010-12-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 20
[patent_no_of_words] => 2965
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 193
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/998/07998813.pdf
[firstpage_image] =>[orig_patent_app_number] => 12960862
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/960862 | Methods of fabricating an access transistor having a polysilicon-comprising plug on individual of opposing sides of gate material | Dec 5, 2010 | Issued |
Array
(
[id] => 7988905
[patent_doc_number] => 08076750
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2011-12-13
[patent_title] => 'Linearity improvements of semiconductor substrate based radio frequency devices'
[patent_app_type] => utility
[patent_app_number] => 12/958494
[patent_app_country] => US
[patent_app_date] => 2010-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 4302
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/076/08076750.pdf
[firstpage_image] =>[orig_patent_app_number] => 12958494
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/958494 | Linearity improvements of semiconductor substrate based radio frequency devices | Dec 1, 2010 | Issued |
Array
(
[id] => 5972722
[patent_doc_number] => 20110068469
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-03-24
[patent_title] => 'SEMICONDUCTOR PACKAGE WITH PRE-FORMED BALL BONDS'
[patent_app_type] => utility
[patent_app_number] => 12/957419
[patent_app_country] => US
[patent_app_date] => 2010-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3115
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0068/20110068469.pdf
[firstpage_image] =>[orig_patent_app_number] => 12957419
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/957419 | SEMICONDUCTOR PACKAGE WITH PRE-FORMED BALL BONDS | Nov 30, 2010 | Abandoned |
Array
(
[id] => 8368125
[patent_doc_number] => 20120217519
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-08-30
[patent_title] => 'METHOD AND STRUCTURE FOR ENCAPSULATING SOLID-STATE LIGHT EMITTING CHIP AND LIGHT SOURCES USING THE ENCAPSULATION STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 13/502671
[patent_app_country] => US
[patent_app_date] => 2010-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3282
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13502671
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/502671 | METHOD AND STRUCTURE FOR ENCAPSULATING SOLID-STATE LIGHT EMITTING CHIP AND LIGHT SOURCES USING THE ENCAPSULATION STRUCTURE | Nov 18, 2010 | Abandoned |
Array
(
[id] => 5953293
[patent_doc_number] => 20110033995
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-02-10
[patent_title] => 'NON-VOLATILE SEMICONDUCTOR STORAGE DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 12/908546
[patent_app_country] => US
[patent_app_date] => 2010-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 23
[patent_no_of_words] => 7761
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0033/20110033995.pdf
[firstpage_image] =>[orig_patent_app_number] => 12908546
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/908546 | Non-volatile semiconductor storage device and method of manufacturing the same | Oct 19, 2010 | Issued |
Array
(
[id] => 5948469
[patent_doc_number] => 20110031587
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-02-10
[patent_title] => 'SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 12/907059
[patent_app_country] => US
[patent_app_date] => 2010-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5604
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0031/20110031587.pdf
[firstpage_image] =>[orig_patent_app_number] => 12907059
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/907059 | Semiconductor device including a transistor and a capacitor having multiple insulating films | Oct 18, 2010 | Issued |
Array
(
[id] => 5925328
[patent_doc_number] => 20110037122
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-02-17
[patent_title] => 'SEMICONDUCTOR STRUCTURE AND FABRICATION METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/901243
[patent_app_country] => US
[patent_app_date] => 2010-10-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 4077
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0037/20110037122.pdf
[firstpage_image] =>[orig_patent_app_number] => 12901243
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/901243 | Semiconductor structure and fabrication method thereof | Oct 7, 2010 | Issued |
Array
(
[id] => 6021340
[patent_doc_number] => 20110049666
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-03-03
[patent_title] => 'GUARD RING STRUCTURES AND METHOD OF FABRICATING THEREOF'
[patent_app_type] => utility
[patent_app_number] => 12/900294
[patent_app_country] => US
[patent_app_date] => 2010-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4243
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0049/20110049666.pdf
[firstpage_image] =>[orig_patent_app_number] => 12900294
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/900294 | Guard ring structures and method of fabricating thereof | Oct 6, 2010 | Issued |
Array
(
[id] => 4639995
[patent_doc_number] => 08018022
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-09-13
[patent_title] => 'Guard ring structures and method of fabricating thereof'
[patent_app_type] => utility
[patent_app_number] => 12/900308
[patent_app_country] => US
[patent_app_date] => 2010-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 4277
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/018/08018022.pdf
[firstpage_image] =>[orig_patent_app_number] => 12900308
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/900308 | Guard ring structures and method of fabricating thereof | Oct 6, 2010 | Issued |
Array
(
[id] => 4547134
[patent_doc_number] => 07960287
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-06-14
[patent_title] => 'Methods for fabricating FinFET structures having different channel lengths'
[patent_app_type] => utility
[patent_app_number] => 12/891365
[patent_app_country] => US
[patent_app_date] => 2010-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 16
[patent_no_of_words] => 5234
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/960/07960287.pdf
[firstpage_image] =>[orig_patent_app_number] => 12891365
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/891365 | Methods for fabricating FinFET structures having different channel lengths | Sep 26, 2010 | Issued |
Array
(
[id] => 4523390
[patent_doc_number] => 07951709
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2011-05-31
[patent_title] => 'Method and apparatus providing integrated circuit having redistribution layer with recessed connectors'
[patent_app_type] => utility
[patent_app_number] => 12/879465
[patent_app_country] => US
[patent_app_date] => 2010-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2377
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/07/951/07951709.pdf
[firstpage_image] =>[orig_patent_app_number] => 12879465
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/879465 | Method and apparatus providing integrated circuit having redistribution layer with recessed connectors | Sep 9, 2010 | Issued |
Array
(
[id] => 10502730
[patent_doc_number] => 09231133
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-01-05
[patent_title] => 'Nanowires formed by employing solder nanodots'
[patent_app_type] => utility
[patent_app_number] => 12/879209
[patent_app_country] => US
[patent_app_date] => 2010-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 8
[patent_no_of_words] => 4652
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12879209
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/879209 | Nanowires formed by employing solder nanodots | Sep 9, 2010 | Issued |
Array
(
[id] => 9575100
[patent_doc_number] => 08765513
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-07-01
[patent_title] => 'Solar cell and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 12/875900
[patent_app_country] => US
[patent_app_date] => 2010-09-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 16
[patent_no_of_words] => 6977
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 12875900
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/875900 | Solar cell and method of manufacturing the same | Sep 2, 2010 | Issued |
Array
(
[id] => 6090854
[patent_doc_number] => 20110001187
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-01-06
[patent_title] => 'Configurations and methods for manufacturing charge balanced devices'
[patent_app_type] => utility
[patent_app_number] => 12/807116
[patent_app_country] => US
[patent_app_date] => 2010-08-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 51
[patent_figures_cnt] => 51
[patent_no_of_words] => 10891
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0001/20110001187.pdf
[firstpage_image] =>[orig_patent_app_number] => 12807116
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/807116 | Configurations and methods for manufacturing charge balanced devices | Aug 25, 2010 | Issued |
Array
(
[id] => 6231201
[patent_doc_number] => 20100264427
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2010-10-21
[patent_title] => 'Bipolar Junction Transistor Guard Ring Structures and Method of Fabricating Thereof'
[patent_app_type] => utility
[patent_app_number] => 12/828646
[patent_app_country] => US
[patent_app_date] => 2010-07-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4937
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0264/20100264427.pdf
[firstpage_image] =>[orig_patent_app_number] => 12828646
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/828646 | Bipolar junction transistor guard ring structures and method of fabricating thereof | Jun 30, 2010 | Issued |
Array
(
[id] => 8811983
[patent_doc_number] => 20130113028
[patent_country] => US
[patent_kind] => A2
[patent_issue_date] => 2013-05-09
[patent_title] => 'SEMICONDUCTOR DEVICE AND FIELD EFFECT TRANSISTOR'
[patent_app_type] => utility
[patent_app_number] => 13/393002
[patent_app_country] => US
[patent_app_date] => 2010-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 13812
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13393002
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/393002 | Semiconductor device and field effect transistor | Jun 22, 2010 | Issued |
Array
(
[id] => 8811983
[patent_doc_number] => 20130113028
[patent_country] => US
[patent_kind] => A2
[patent_issue_date] => 2013-05-09
[patent_title] => 'SEMICONDUCTOR DEVICE AND FIELD EFFECT TRANSISTOR'
[patent_app_type] => utility
[patent_app_number] => 13/393002
[patent_app_country] => US
[patent_app_date] => 2010-06-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 13812
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13393002
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/393002 | Semiconductor device and field effect transistor | Jun 22, 2010 | Issued |
Array
(
[id] => 8017129
[patent_doc_number] => 08138067
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-03-20
[patent_title] => 'Method and system for the synthesis of semiconductor nanowires'
[patent_app_type] => utility
[patent_app_number] => 12/813729
[patent_app_country] => US
[patent_app_date] => 2010-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 10
[patent_no_of_words] => 3852
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/08/138/08138067.pdf
[firstpage_image] =>[orig_patent_app_number] => 12813729
[rel_patent_id] =>[rel_patent_doc_number] =>) 12/813729 | Method and system for the synthesis of semiconductor nanowires | Jun 10, 2010 | Issued |