Search

Esaw T. Abraham

Examiner (ID: 18736, Phone: (571)272-3812 , Office: P/2112 )

Most Active Art Unit
2112
Art Unit(s)
2133, 2112, 2784
Total Applications
1849
Issued Applications
1647
Pending Applications
120
Abandoned Applications
105

Applications

Application numberTitle of the applicationFiling DateStatus
Array ( [id] => 17803900 [patent_doc_number] => 11418217 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2022-08-16 [patent_title] => Error correction circuit and error correction encoding method [patent_app_type] => utility [patent_app_number] => 17/086700 [patent_app_country] => US [patent_app_date] => 2020-11-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 14 [patent_no_of_words] => 10076 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17086700 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/086700
Error correction circuit and error correction encoding method Nov 1, 2020 Issued
Array ( [id] => 16632286 [patent_doc_number] => 20210050940 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2021-02-18 [patent_title] => FORWARD PACKET RECOVERY WITH CONSTRAINED NETWORK OVERHEAD [patent_app_type] => utility [patent_app_number] => 17/086404 [patent_app_country] => US [patent_app_date] => 2020-10-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 8776 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -18 [patent_words_short_claim] => 149 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17086404 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/086404
Forward packet recovery with constrained network overhead Oct 30, 2020 Issued
Array ( [id] => 17763464 [patent_doc_number] => 20220237076 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-07-28 [patent_title] => Polar Code Construction Method and Apparatus [patent_app_type] => utility [patent_app_number] => 17/442830 [patent_app_country] => US [patent_app_date] => 2020-10-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 12641 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -8 [patent_words_short_claim] => 143 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17442830 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/442830
Polar code construction method and apparatus Oct 22, 2020 Issued
Array ( [id] => 17233153 [patent_doc_number] => 20210359710 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2021-11-18 [patent_title] => ERROR CORRECTION DECODER, ERROR CORRECTION CIRCUIT HAVING ERROR CORRECTION DECODER, AND METHOD OF OPERATING ERROR CORRECTION DECODER [patent_app_type] => utility [patent_app_number] => 17/066618 [patent_app_country] => US [patent_app_date] => 2020-10-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 7943 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17066618 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/066618
Error correction decoder, error correction circuit having the same, and method of operating the same Oct 8, 2020 Issued
Array ( [id] => 17638759 [patent_doc_number] => 11349498 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2022-05-31 [patent_title] => Bit flipping low-density parity-check decoders with low error floor [patent_app_type] => utility [patent_app_number] => 17/066384 [patent_app_country] => US [patent_app_date] => 2020-10-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 8558 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17066384 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/066384
Bit flipping low-density parity-check decoders with low error floor Oct 7, 2020 Issued
Array ( [id] => 20190324 [patent_doc_number] => 12401458 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2025-08-26 [patent_title] => Method, device and computer storage medium for communication [patent_app_type] => utility [patent_app_number] => 18/029156 [patent_app_country] => US [patent_app_date] => 2020-09-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 31 [patent_no_of_words] => 13717 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18029156 [rel_patent_id] =>[rel_patent_doc_number] =>)
18/029156
Method, device and computer storage medium for communication Sep 29, 2020 Issued
Array ( [id] => 17424993 [patent_doc_number] => 11258461 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2022-02-22 [patent_title] => Data processing device and method [patent_app_type] => utility [patent_app_number] => 17/034101 [patent_app_country] => US [patent_app_date] => 2020-09-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4198 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 107 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17034101 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/034101
Data processing device and method Sep 27, 2020 Issued
Array ( [id] => 17166841 [patent_doc_number] => 11152956 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2021-10-19 [patent_title] => Coset probability based decoding for non-binary LDPC codes [patent_app_type] => utility [patent_app_number] => 17/031060 [patent_app_country] => US [patent_app_date] => 2020-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 11798 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 353 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17031060 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/031060
Coset probability based decoding for non-binary LDPC codes Sep 23, 2020 Issued
Array ( [id] => 16558480 [patent_doc_number] => 20210003629 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2021-01-07 [patent_title] => SCALABLE INFIELD SCAN COVERAGE FOR MULTI-CHIP MODULE FOR FUCTIONAL SAFETY MISSION APPLICATION [patent_app_type] => utility [patent_app_number] => 17/031107 [patent_app_country] => US [patent_app_date] => 2020-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 8728 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -16 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17031107 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/031107
Scalable infield scan coverage for multi-chip module for functional safety mission application Sep 23, 2020 Issued
Array ( [id] => 16561203 [patent_doc_number] => 20210006352 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2021-01-07 [patent_title] => METHODS FOR ENHANCED MULTIPLEXING IN WIRELESS SYSTEMS [patent_app_type] => utility [patent_app_number] => 17/028116 [patent_app_country] => US [patent_app_date] => 2020-09-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 15435 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -8 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17028116 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/028116
Methods for enhanced multiplexing in wireless systems Sep 21, 2020 Issued
Array ( [id] => 17478325 [patent_doc_number] => 20220085829 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2022-03-17 [patent_title] => QUALITY-BASED DYNAMIC SCHEDULING LDPC DECODER [patent_app_type] => utility [patent_app_number] => 17/023981 [patent_app_country] => US [patent_app_date] => 2020-09-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 11352 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17023981 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/023981
Quality-based dynamic scheduling LDPC decoder Sep 16, 2020 Issued
Array ( [id] => 16544715 [patent_doc_number] => 20200411130 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2020-12-31 [patent_title] => DEFECTIVE MEMORY UNIT SCREENING IN A MEMORY SYSTEM [patent_app_type] => utility [patent_app_number] => 17/018063 [patent_app_country] => US [patent_app_date] => 2020-09-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 7314 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -17 [patent_words_short_claim] => 77 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17018063 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/018063
Defective memory unit screening in a memory system Sep 10, 2020 Issued
Array ( [id] => 18190451 [patent_doc_number] => 11581052 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2023-02-14 [patent_title] => Memory system and method [patent_app_type] => utility [patent_app_number] => 17/010914 [patent_app_country] => US [patent_app_date] => 2020-09-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 14 [patent_no_of_words] => 9177 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17010914 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/010914
Memory system and method Sep 2, 2020 Issued
Array ( [id] => 17699967 [patent_doc_number] => 11373699 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2022-06-28 [patent_title] => Address and command generation circuit, and semiconductor system [patent_app_type] => utility [patent_app_number] => 17/000052 [patent_app_country] => US [patent_app_date] => 2020-08-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 6359 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17000052 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/000052
Address and command generation circuit, and semiconductor system Aug 20, 2020 Issued
Array ( [id] => 18730263 [patent_doc_number] => 20230344561 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2023-10-26 [patent_title] => UNIFIED FEEDBACK FOR CONFIGURED GRANT FOR ULTRA RELIABLE COMMUNICATION AND UNLICENSED SPECTRUM [patent_app_type] => utility [patent_app_number] => 18/003640 [patent_app_country] => US [patent_app_date] => 2020-08-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 11889 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -26 [patent_words_short_claim] => 2 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18003640 [rel_patent_id] =>[rel_patent_doc_number] =>)
18/003640
Unified feedback for configured grant for ultra reliable communication and unlicensed spectrum Aug 13, 2020 Issued
Array ( [id] => 17824527 [patent_doc_number] => 11429475 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2022-08-30 [patent_title] => Systems and methods for blockchain repair assurance tokens [patent_app_type] => utility [patent_app_number] => 16/991212 [patent_app_country] => US [patent_app_date] => 2020-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 8126 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 80 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16991212 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/991212
Systems and methods for blockchain repair assurance tokens Aug 11, 2020 Issued
Array ( [id] => 17410905 [patent_doc_number] => 11251810 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2022-02-15 [patent_title] => Low-density parity-check decoding with desaturation [patent_app_type] => utility [patent_app_number] => 16/988429 [patent_app_country] => US [patent_app_date] => 2020-08-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 6723 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16988429 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/988429
Low-density parity-check decoding with desaturation Aug 6, 2020 Issued
Array ( [id] => 17909240 [patent_doc_number] => 11463110 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2022-10-04 [patent_title] => Memory controllers and memory systems including the same [patent_app_type] => utility [patent_app_number] => 16/987554 [patent_app_country] => US [patent_app_date] => 2020-08-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 29 [patent_no_of_words] => 9018 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16987554 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/987554
Memory controllers and memory systems including the same Aug 6, 2020 Issued
Array ( [id] => 16423802 [patent_doc_number] => 20200349000 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2020-11-05 [patent_title] => MEMORY DEVICE FOR DETECTING A DEFECTIVE MEMORY CHIP [patent_app_type] => utility [patent_app_number] => 16/934788 [patent_app_country] => US [patent_app_date] => 2020-07-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 9329 [patent_no_of_claims] => 0 [patent_no_of_ind_claims] => -7 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16934788 [rel_patent_id] =>[rel_patent_doc_number] =>)
16/934788
Memory device for detecting a defective memory chip Jul 20, 2020 Issued
Array ( [id] => 19030463 [patent_doc_number] => 11929835 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2024-03-12 [patent_title] => Control signaling for high reliability channel [patent_app_type] => utility [patent_app_number] => 17/631602 [patent_app_country] => US [patent_app_date] => 2020-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 24102 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17631602 [rel_patent_id] =>[rel_patent_doc_number] =>)
17/631602
Control signaling for high reliability channel Jun 30, 2020 Issued
Menu