Eunja Adolphe

Array ( [id] => 3791361 [patent_doc_number] => 05821790 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-10-13 [patent_title] => 'Power line synchronization conditioner' [patent_app_type] => 1 [patent_app_number] => 8/637292 [patent_app_country] => US [patent_app_date] => 1996-04-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 2841 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/821/05821790.pdf [firstpage_image] =>[orig_patent_app_number] => 637292 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3837094 [patent_doc_number] => 05760620 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-02 [patent_title] => 'CMOS limited-voltage-swing clock driver for reduced power driving high-frequency clocks' [patent_app_type] => 1 [patent_app_number] => 8/635620 [patent_app_country] => US [patent_app_date] => 1996-04-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 12 [patent_no_of_words] => 4967 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 256 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/760/05760620.pdf [firstpage_image] =>[orig_patent_app_number] => 635620 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4015252 [patent_doc_number] => 05889427 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-03-30 [patent_title] => 'Voltage step-up circuit' [patent_app_type] => 1 [patent_app_number] => 8/634940 [patent_app_country] => US [patent_app_date] => 1996-04-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 9 [patent_no_of_words] => 8317 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 235 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/889/05889427.pdf [firstpage_image] =>[orig_patent_app_number] => 634940 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3699863 [patent_doc_number] => 05650740 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-07-22 [patent_title] => 'TTL delay matching circuit' [patent_app_type] => 1 [patent_app_number] => 8/632206 [patent_app_country] => US [patent_app_date] => 1996-04-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 2521 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 137 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/650/05650740.pdf [firstpage_image] =>[orig_patent_app_number] => 632206 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3653404 [patent_doc_number] => 05629643 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-05-13 [patent_title] => 'Feedback latch and method therefor' [patent_app_type] => 1 [patent_app_number] => 8/632181 [patent_app_country] => US [patent_app_date] => 1996-04-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 6 [patent_no_of_words] => 3384 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 186 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/629/05629643.pdf [firstpage_image] =>[orig_patent_app_number] => 632181 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3707706 [patent_doc_number] => 05646564 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-07-08 [patent_title] => 'Phase-locked delay loop for clock correction' [patent_app_type] => 1 [patent_app_number] => 8/632523 [patent_app_country] => US [patent_app_date] => 1996-04-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 11 [patent_no_of_words] => 5318 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 171 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/646/05646564.pdf [firstpage_image] =>[orig_patent_app_number] => 632523 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3782596 [patent_doc_number] => 05808503 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-09-15 [patent_title] => 'Input signal processing circuit' [patent_app_type] => 1 [patent_app_number] => 8/632039 [patent_app_country] => US [patent_app_date] => 1996-04-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 3409 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 215 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/808/05808503.pdf [firstpage_image] =>[orig_patent_app_number] => 632039 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3796556 [patent_doc_number] => 05841307 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-11-24 [patent_title] => 'Delay device and delay time measurement device using a ring oscillator' [patent_app_type] => 1 [patent_app_number] => 8/626957 [patent_app_country] => US [patent_app_date] => 1996-04-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 7612 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/841/05841307.pdf [firstpage_image] =>[orig_patent_app_number] => 626957 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3885005 [patent_doc_number] => 05748025 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-05-05 [patent_title] => 'Method and apparatus for providing high voltage with a low voltage CMOS integrated circuit' [patent_app_type] => 1 [patent_app_number] => 8/623969 [patent_app_country] => US [patent_app_date] => 1996-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 14 [patent_no_of_words] => 8629 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/748/05748025.pdf [firstpage_image] =>[orig_patent_app_number] => 623969 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3853949 [patent_doc_number] => 05719510 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-02-17 [patent_title] => 'Software configurable digital clock generator' [patent_app_type] => 1 [patent_app_number] => 8/622375 [patent_app_country] => US [patent_app_date] => 1996-03-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5642 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 124 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/719/05719510.pdf [firstpage_image] =>[orig_patent_app_number] => 622375 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3854006 [patent_doc_number] => 05719514 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-02-17 [patent_title] => 'Delay circuit compensating for variations in delay time' [patent_app_type] => 1 [patent_app_number] => 8/621969 [patent_app_country] => US [patent_app_date] => 1996-03-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 7124 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 381 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/719/05719514.pdf [firstpage_image] =>[orig_patent_app_number] => 621969 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3693573 [patent_doc_number] => 05644262 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-07-01 [patent_title] => 'Digitally controlled capacitive load' [patent_app_type] => 1 [patent_app_number] => 8/621732 [patent_app_country] => US [patent_app_date] => 1996-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 3 [patent_no_of_words] => 2075 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/644/05644262.pdf [firstpage_image] =>[orig_patent_app_number] => 621732 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3629126 [patent_doc_number] => 05602499 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-02-11 [patent_title] => 'Multistage switching circuit' [patent_app_type] => 1 [patent_app_number] => 8/619416 [patent_app_country] => US [patent_app_date] => 1996-03-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 4 [patent_no_of_words] => 3152 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/602/05602499.pdf [firstpage_image] =>[orig_patent_app_number] => 619416 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3823332 [patent_doc_number] => 05789969 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-08-04 [patent_title] => 'Digital delay circuit and method' [patent_app_type] => 1 [patent_app_number] => 8/617994 [patent_app_country] => US [patent_app_date] => 1996-03-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 31 [patent_no_of_words] => 15627 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/789/05789969.pdf [firstpage_image] =>[orig_patent_app_number] => 617994 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3722942 [patent_doc_number] => 05617048 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-01 [patent_title] => 'Hysteretic power-up circuit' [patent_app_type] => 1 [patent_app_number] => 8/614911 [patent_app_country] => US [patent_app_date] => 1996-03-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 4983 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/617/05617048.pdf [firstpage_image] =>[orig_patent_app_number] => 614911 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3837192 [patent_doc_number] => 05760627 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-06-02 [patent_title] => 'Low power CMOS latch' [patent_app_type] => 1 [patent_app_number] => 8/614123 [patent_app_country] => US [patent_app_date] => 1996-03-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 3866 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 395 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/760/05760627.pdf [firstpage_image] =>[orig_patent_app_number] => 614123 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3700792 [patent_doc_number] => 05619161 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1997-04-08 [patent_title] => 'Diffrential charge pump with integrated common mode control' [patent_app_type] => 1 [patent_app_number] => 8/611313 [patent_app_country] => US [patent_app_date] => 1996-03-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 20 [patent_no_of_words] => 9622 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/619/05619161.pdf [firstpage_image] =>[orig_patent_app_number] => 611313 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3893219 [patent_doc_number] => 05714896 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1998-02-03 [patent_title] => 'Fractional-N frequency divider system' [patent_app_type] => 1 [patent_app_number] => 8/608559 [patent_app_country] => US [patent_app_date] => 1996-02-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 4079 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 193 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/714/05714896.pdf [firstpage_image] =>[orig_patent_app_number] => 608559 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3934241 [patent_doc_number] => 05952864 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1999-09-14 [patent_title] => 'Integratable circuit configuration for stabilizing the operating current of a transistor by negative feedback, being suitable in particular for battery-operated devices' [patent_app_type] => 1 [patent_app_number] => 8/601329 [patent_app_country] => US [patent_app_date] => 1996-02-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 2911 [patent_no_of_claims] => 1 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 392 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/952/05952864.pdf [firstpage_image] =>[orig_patent_app_number] => 601329 [rel_patent_id] =>[rel_patent_doc_number] =>)