
Evan Garrett Clinton
Examiner (ID: 9122, Phone: (571)270-0525 , Office: P/2816 )
| Most Active Art Unit | 2816 |
| Art Unit(s) | 2816, 2899 |
| Total Applications | 632 |
| Issued Applications | 522 |
| Pending Applications | 66 |
| Abandoned Applications | 65 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20324800
[patent_doc_number] => 20250336888
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-30
[patent_title] => METHOD OF MAKING A FAN-OUT SEMICONDUCTOR ASSEMBLY WITH AN INTERMEDIATE CARRIER
[patent_app_type] => utility
[patent_app_number] => 19/259621
[patent_app_country] => US
[patent_app_date] => 2025-07-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10919
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 19259621
[rel_patent_id] =>[rel_patent_doc_number] =>) 19/259621 | METHOD OF MAKING A FAN-OUT SEMICONDUCTOR ASSEMBLY WITH AN INTERMEDIATE CARRIER | Jul 2, 2025 | Pending |
Array
(
[id] => 19727160
[patent_doc_number] => 20250029911
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-23
[patent_title] => MANUFACTURING METHOD OF SEMICONDUCTOR SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 18/909899
[patent_app_country] => US
[patent_app_date] => 2024-10-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9438
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18909899
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/909899 | MANUFACTURING METHOD OF SEMICONDUCTOR SUBSTRATE | Oct 7, 2024 | Abandoned |
Array
(
[id] => 19935129
[patent_doc_number] => 12308337
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2025-05-20
[patent_title] => Power semiconductor apparatus and bonding method thereof
[patent_app_type] => utility
[patent_app_number] => 18/882721
[patent_app_country] => US
[patent_app_date] => 2024-09-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 0
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 64
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18882721
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/882721 | Power semiconductor apparatus and bonding method thereof | Sep 10, 2024 | Issued |
Array
(
[id] => 20283753
[patent_doc_number] => 20250308995
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-10-02
[patent_title] => SEMICONDUCTOR DEVICE INCLUDING METAL LINES HAVING MULTI-LAYER STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 18/820847
[patent_app_country] => US
[patent_app_date] => 2024-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18820847
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/820847 | SEMICONDUCTOR DEVICE INCLUDING METAL LINES HAVING MULTI-LAYER STRUCTURE | Aug 29, 2024 | Pending |
Array
(
[id] => 20418447
[patent_doc_number] => 12501753
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-12-16
[patent_title] => Light-emitting device
[patent_app_type] => utility
[patent_app_number] => 18/773873
[patent_app_country] => US
[patent_app_date] => 2024-07-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 17
[patent_no_of_words] => 6686
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 202
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18773873
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/773873 | Light-emitting device | Jul 15, 2024 | Issued |
Array
(
[id] => 19546497
[patent_doc_number] => 20240363533
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-31
[patent_title] => PACKAGE STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 18/769153
[patent_app_country] => US
[patent_app_date] => 2024-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6672
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18769153
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/769153 | PACKAGE STRUCTURE | Jul 9, 2024 | Pending |
Array
(
[id] => 20111586
[patent_doc_number] => 12362322
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-07-15
[patent_title] => Method of making a fan-out semiconductor assembly with an intermediate carrier
[patent_app_type] => utility
[patent_app_number] => 18/748007
[patent_app_country] => US
[patent_app_date] => 2024-06-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 53
[patent_no_of_words] => 10798
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18748007
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/748007 | Method of making a fan-out semiconductor assembly with an intermediate carrier | Jun 18, 2024 | Issued |
Array
(
[id] => 19484178
[patent_doc_number] => 20240332220
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-03
[patent_title] => INTERPOSER INCLUDING A COPPER EDGE SEAL RING STRUCTURE AND METHODS OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/742278
[patent_app_country] => US
[patent_app_date] => 2024-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9187
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18742278
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/742278 | INTERPOSER INCLUDING A COPPER EDGE SEAL RING STRUCTURE AND METHODS OF FORMING THE SAME | Jun 12, 2024 | Pending |
Array
(
[id] => 19452734
[patent_doc_number] => 20240312864
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-19
[patent_title] => PACKAGE STRUCTURE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/676343
[patent_app_country] => US
[patent_app_date] => 2024-05-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11814
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18676343
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/676343 | PACKAGE STRUCTURE AND MANUFACTURING METHOD THEREOF | May 27, 2024 | Pending |
Array
(
[id] => 19943593
[patent_doc_number] => 12315729
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2025-05-27
[patent_title] => Laser-based processing for semiconductor wafers
[patent_app_type] => utility
[patent_app_number] => 18/661994
[patent_app_country] => US
[patent_app_date] => 2024-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 22
[patent_no_of_words] => 11465
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 130
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18661994
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/661994 | Laser-based processing for semiconductor wafers | May 12, 2024 | Issued |
Array
(
[id] => 19421112
[patent_doc_number] => 20240297236
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-09-05
[patent_title] => METHODS OF REDUCING CAPACITANCE IN FIELD-EFFECT TRANSISTORS
[patent_app_type] => utility
[patent_app_number] => 18/648069
[patent_app_country] => US
[patent_app_date] => 2024-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9638
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18648069
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/648069 | METHODS OF REDUCING CAPACITANCE IN FIELD-EFFECT TRANSISTORS | Apr 25, 2024 | Pending |
Array
(
[id] => 19384652
[patent_doc_number] => 20240274522
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-15
[patent_title] => PACKAGE SUBSTRATE
[patent_app_type] => utility
[patent_app_number] => 18/645381
[patent_app_country] => US
[patent_app_date] => 2024-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8852
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18645381
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/645381 | PACKAGE SUBSTRATE | Apr 24, 2024 | Pending |
Array
(
[id] => 20259002
[patent_doc_number] => 12431365
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-09-30
[patent_title] => Bump structure and method of making the same
[patent_app_type] => utility
[patent_app_number] => 18/642173
[patent_app_country] => US
[patent_app_date] => 2024-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 37
[patent_no_of_words] => 3505
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18642173
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/642173 | Bump structure and method of making the same | Apr 21, 2024 | Issued |
Array
(
[id] => 19712581
[patent_doc_number] => 20250022723
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-16
[patent_title] => ELECTRONIC PACKAGE AND FABRICATING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/640838
[patent_app_country] => US
[patent_app_date] => 2024-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5103
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 197
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18640838
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/640838 | ELECTRONIC PACKAGE AND FABRICATING METHOD THEREOF | Apr 18, 2024 | Issued |
Array
(
[id] => 19364269
[patent_doc_number] => 20240266303
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-08
[patent_title] => CHIPLET INTERPOSER
[patent_app_type] => utility
[patent_app_number] => 18/635315
[patent_app_country] => US
[patent_app_date] => 2024-04-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13162
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 66
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18635315
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/635315 | CHIPLET INTERPOSER | Apr 14, 2024 | Pending |
Array
(
[id] => 19335569
[patent_doc_number] => 20240249999
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-25
[patent_title] => Packaged Semiconductor Device Including Liquid-Cooled Lid and Methods of Forming the Same
[patent_app_type] => utility
[patent_app_number] => 18/605947
[patent_app_country] => US
[patent_app_date] => 2024-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12638
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18605947
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/605947 | Packaged Semiconductor Device Including Liquid-Cooled Lid and Methods of Forming the Same | Mar 14, 2024 | Pending |
Array
(
[id] => 19335616
[patent_doc_number] => 20240250046
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-25
[patent_title] => SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURE
[patent_app_type] => utility
[patent_app_number] => 18/597222
[patent_app_country] => US
[patent_app_date] => 2024-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12958
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18597222
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/597222 | Semiconductor device and method of manufacture | Mar 5, 2024 | Issued |
Array
(
[id] => 20271330
[patent_doc_number] => 12441097
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-10-14
[patent_title] => Lamination process, and manufacturing method of semiconductor package using a chuck
[patent_app_type] => utility
[patent_app_number] => 18/590965
[patent_app_country] => US
[patent_app_date] => 2024-02-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 24
[patent_figures_cnt] => 32
[patent_no_of_words] => 3244
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18590965
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/590965 | Lamination process, and manufacturing method of semiconductor package using a chuck | Feb 28, 2024 | Issued |
Array
(
[id] => 19384650
[patent_doc_number] => 20240274520
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-15
[patent_title] => SEMICONDUCTOR SUBSTRATE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/432092
[patent_app_country] => US
[patent_app_date] => 2024-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9416
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -33
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18432092
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/432092 | Semiconductor substrate and manufacturing method thereof | Feb 4, 2024 | Issued |
Array
(
[id] => 19972411
[patent_doc_number] => 12341031
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-06-24
[patent_title] => Light irradiation type heat treatment method and heat treatment apparatus
[patent_app_type] => utility
[patent_app_number] => 18/393265
[patent_app_country] => US
[patent_app_date] => 2023-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 5014
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18393265
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/393265 | Light irradiation type heat treatment method and heat treatment apparatus | Dec 20, 2023 | Issued |