
Evan Lawrence
Examiner (ID: 426)
| Most Active Art Unit | 1502 |
| Art Unit(s) | 1112, 1309, 1502 |
| Total Applications | 895 |
| Issued Applications | 783 |
| Pending Applications | 0 |
| Abandoned Applications | 112 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 20087750
[patent_doc_number] => 20250217686
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-03
[patent_title] => APPARATUS FOR LOW CNOT COUNT QUANTUM POINT-DOUBLING CIRCUITS
[patent_app_type] => utility
[patent_app_number] => 18/948568
[patent_app_country] => US
[patent_app_date] => 2024-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2409
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 376
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18948568
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/948568 | APPARATUS FOR LOW CNOT COUNT QUANTUM POINT-DOUBLING CIRCUITS | Nov 14, 2024 | Issued |
Array
(
[id] => 20139946
[patent_doc_number] => 20250246990
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-31
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/942341
[patent_app_country] => US
[patent_app_date] => 2024-11-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6677
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18942341
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/942341 | SEMICONDUCTOR DEVICE | Nov 7, 2024 | Pending |
Array
(
[id] => 20696068
[patent_doc_number] => 20260127480
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-05-07
[patent_title] => Fusing Logical Qubits to Implement Transversal Multi-Qubit Gates in Fault-Tolerant Quantum Computing Systems
[patent_app_type] => utility
[patent_app_number] => 18/934800
[patent_app_country] => US
[patent_app_date] => 2024-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14251
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18934800
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/934800 | Fusing logical qubits to implement transversal multi-qubit gates in fault-tolerant quantum computing systems | Oct 31, 2024 | Issued |
Array
(
[id] => 20052079
[patent_doc_number] => 20250190301
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-12
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/928308
[patent_app_country] => US
[patent_app_date] => 2024-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7178
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 284
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18928308
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/928308 | SEMICONDUCTOR DEVICE | Oct 27, 2024 | Issued |
Array
(
[id] => 19758676
[patent_doc_number] => 20250047241
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-06
[patent_title] => Wideband Voltage-Controlled Oscillator Circuitry
[patent_app_type] => utility
[patent_app_number] => 18/924876
[patent_app_country] => US
[patent_app_date] => 2024-10-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10634
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 36
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18924876
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/924876 | Wideband Voltage-Controlled Oscillator Circuitry | Oct 22, 2024 | Pending |
Array
(
[id] => 19758724
[patent_doc_number] => 20250047289
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-06
[patent_title] => LOOP BANDWIDTH CONTROL FOR FRACTIONAL-N FREQUENCY SYNTHESIZER
[patent_app_type] => utility
[patent_app_number] => 18/921121
[patent_app_country] => US
[patent_app_date] => 2024-10-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6697
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18921121
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/921121 | LOOP BANDWIDTH CONTROL FOR FRACTIONAL-N FREQUENCY SYNTHESIZER | Oct 20, 2024 | Pending |
Array
(
[id] => 20630892
[patent_doc_number] => 20260095181
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-04-02
[patent_title] => SIGNAL GENERATION CIRCUIT AND CONTROL DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/904842
[patent_app_country] => US
[patent_app_date] => 2024-10-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 246
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18904842
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/904842 | SIGNAL GENERATION CIRCUIT AND CONTROL DEVICE | Oct 1, 2024 | Issued |
Array
(
[id] => 20603571
[patent_doc_number] => 20260081585
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-03-19
[patent_title] => ROBUST SINGLE EVENT UPSET (SEU) TOLERANT HIGH-PERFORMANCE FLIP-FLOP
[patent_app_type] => utility
[patent_app_number] => 18/889154
[patent_app_country] => US
[patent_app_date] => 2024-09-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18889154
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/889154 | ROBUST SINGLE EVENT UPSET (SEU) TOLERANT HIGH-PERFORMANCE FLIP-FLOP | Sep 17, 2024 | Pending |
Array
(
[id] => 19688911
[patent_doc_number] => 20250007456
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-01-02
[patent_title] => FREQUENCY GENERATING DEVICE AND OPERATION METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/884055
[patent_app_country] => US
[patent_app_date] => 2024-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11244
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18884055
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/884055 | Frequency generating device and operation method thereof | Sep 11, 2024 | Issued |
Array
(
[id] => 20587671
[patent_doc_number] => 20260073267
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-03-12
[patent_title] => QUANTUM COMPUTER SYSTEM AND METHOD OF OPERATING A QUANTUM COMPUTER CHIP
[patent_app_type] => utility
[patent_app_number] => 18/826681
[patent_app_country] => US
[patent_app_date] => 2024-09-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3136
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18826681
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/826681 | QUANTUM COMPUTER SYSTEM AND METHOD OF OPERATING A QUANTUM COMPUTER CHIP | Sep 5, 2024 | Pending |
Array
(
[id] => 20571197
[patent_doc_number] => 20260065122
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-03-05
[patent_title] => COMPUTING PHYSICAL REPRESENTATION MATRIX OF LOGICAL CLIFFORD OPERATION
[patent_app_type] => utility
[patent_app_number] => 18/826100
[patent_app_country] => US
[patent_app_date] => 2024-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9216
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18826100
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/826100 | COMPUTING PHYSICAL REPRESENTATION MATRIX OF LOGICAL CLIFFORD OPERATION | Sep 4, 2024 | Pending |
Array
(
[id] => 20538852
[patent_doc_number] => 12555932
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-02-17
[patent_title] => Methods and devices for impedance multiplication
[patent_app_type] => utility
[patent_app_number] => 18/826038
[patent_app_country] => US
[patent_app_date] => 2024-09-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 44
[patent_no_of_words] => 6630
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18826038
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/826038 | Methods and devices for impedance multiplication | Sep 4, 2024 | Issued |
Array
(
[id] => 19647300
[patent_doc_number] => 20240421820
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-19
[patent_title] => FAST DIGITAL ISOLATOR
[patent_app_type] => utility
[patent_app_number] => 18/818380
[patent_app_country] => US
[patent_app_date] => 2024-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6367
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18818380
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/818380 | FAST DIGITAL ISOLATOR | Aug 27, 2024 | Pending |
Array
(
[id] => 20558874
[patent_doc_number] => 20260058661
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-02-26
[patent_title] => LOGIC CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 18/809808
[patent_app_country] => US
[patent_app_date] => 2024-08-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1226
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18809808
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/809808 | Logic circuit | Aug 19, 2024 | Issued |
Array
(
[id] => 19772411
[patent_doc_number] => 20250053837
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-02-13
[patent_title] => CASCADE PROTOCOL FOR iSWAP GATE IN A TWO-QUBIT SYSTEM
[patent_app_type] => utility
[patent_app_number] => 18/808690
[patent_app_country] => US
[patent_app_date] => 2024-08-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11057
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18808690
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/808690 | CASCADE PROTOCOL FOR iSWAP GATE IN A TWO-QUBIT SYSTEM | Aug 18, 2024 | Pending |
Array
(
[id] => 20557488
[patent_doc_number] => 20260057274
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2026-02-26
[patent_title] => LASER-FREE SINGLE QUBIT GATE
[patent_app_type] => utility
[patent_app_number] => 18/806812
[patent_app_country] => US
[patent_app_date] => 2024-08-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7013
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 247
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18806812
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/806812 | LASER-FREE SINGLE QUBIT GATE | Aug 15, 2024 | Pending |
Array
(
[id] => 20732347
[patent_doc_number] => 12639607
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-05-26
[patent_title] => Expected value calculation system, expected value calculation apparatus, and expected value calculation method
[patent_app_type] => utility
[patent_app_number] => 18/798586
[patent_app_country] => US
[patent_app_date] => 2024-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 15
[patent_no_of_words] => 1147
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 160
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18798586
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/798586 | Expected value calculation system, expected value calculation apparatus, and expected value calculation method | Aug 7, 2024 | Issued |
Array
(
[id] => 20733681
[patent_doc_number] => 12640943
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-05-26
[patent_title] => Leakage-based physical unclonable function (L-PUF) device, L-PUF array and applications thereof
[patent_app_type] => utility
[patent_app_number] => 18/791753
[patent_app_country] => US
[patent_app_date] => 2024-08-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 3478
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 105
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18791753
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/791753 | Leakage-based physical unclonable function (L-PUF) device, L-PUF array and applications thereof | Jul 31, 2024 | Issued |
Array
(
[id] => 19590812
[patent_doc_number] => 20240388369
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-21
[patent_title] => TRANSMITTING FREQUENCY MULTIPLEXED SIGNALS FROM A SUPERCONDUCTING DOMAIN
[patent_app_type] => utility
[patent_app_number] => 18/786077
[patent_app_country] => US
[patent_app_date] => 2024-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5960
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 65
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18786077
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/786077 | TRANSMITTING FREQUENCY MULTIPLEXED SIGNALS FROM A SUPERCONDUCTING DOMAIN | Jul 25, 2024 | Pending |
Array
(
[id] => 19590696
[patent_doc_number] => 20240388253
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-11-21
[patent_title] => Reducing Startup Time In A Crystal Oscillator
[patent_app_type] => utility
[patent_app_number] => 18/784038
[patent_app_country] => US
[patent_app_date] => 2024-07-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3433
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18784038
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/784038 | Reducing Startup Time In A Crystal Oscillator | Jul 24, 2024 | Pending |