
Evan T. Pert
Examiner (ID: 13494)
| Most Active Art Unit | 2826 |
| Art Unit(s) | 2829, 2826, 2813 |
| Total Applications | 1775 |
| Issued Applications | 1616 |
| Pending Applications | 44 |
| Abandoned Applications | 120 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 12095558
[patent_doc_number] => 20170352652
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-12-07
[patent_title] => 'OVER-VOLTAGE PROTECTION CIRCUIT'
[patent_app_type] => utility
[patent_app_number] => 15/593061
[patent_app_country] => US
[patent_app_date] => 2017-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6483
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15593061
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/593061 | Over-voltage protection circuit | May 10, 2017 | Issued |
Array
(
[id] => 11852690
[patent_doc_number] => 20170227181
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-10
[patent_title] => 'LIGHTING DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/495433
[patent_app_country] => US
[patent_app_date] => 2017-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 28
[patent_no_of_words] => 24341
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15495433
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/495433 | Lighting device with reflection layer and light shielding pattern | Apr 23, 2017 | Issued |
Array
(
[id] => 13654633
[patent_doc_number] => 09853643
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-12-26
[patent_title] => Schottky-CMOS asynchronous logic cells
[patent_app_type] => utility
[patent_app_number] => 15/484040
[patent_app_country] => US
[patent_app_date] => 2017-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 18
[patent_no_of_words] => 5683
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15484040
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/484040 | Schottky-CMOS asynchronous logic cells | Apr 9, 2017 | Issued |
Array
(
[id] => 13121993
[patent_doc_number] => 10079354
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-09-18
[patent_title] => Vertically aligned carbon nanotube trapezoid FIN structure
[patent_app_type] => utility
[patent_app_number] => 15/479468
[patent_app_country] => US
[patent_app_date] => 2017-04-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 24
[patent_no_of_words] => 5340
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 121
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15479468
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/479468 | Vertically aligned carbon nanotube trapezoid FIN structure | Apr 4, 2017 | Issued |
Array
(
[id] => 12294537
[patent_doc_number] => 09935200
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-04-03
[patent_title] => Annealed metal source drain overlapping the gate of a fin field effect transistor
[patent_app_type] => utility
[patent_app_number] => 15/473706
[patent_app_country] => US
[patent_app_date] => 2017-03-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 27
[patent_no_of_words] => 5996
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15473706
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/473706 | Annealed metal source drain overlapping the gate of a fin field effect transistor | Mar 29, 2017 | Issued |
Array
(
[id] => 11718499
[patent_doc_number] => 20170186998
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-29
[patent_title] => 'LIGHT EMITTING DEVICE AND METHOD OF MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/460319
[patent_app_country] => US
[patent_app_date] => 2017-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 11184
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15460319
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/460319 | Arrangement of sealing materials for display device | Mar 15, 2017 | Issued |
Array
(
[id] => 12040381
[patent_doc_number] => 09818616
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-11-14
[patent_title] => 'Controlling threshold voltage in nanosheet transistors'
[patent_app_type] => utility
[patent_app_number] => 15/450553
[patent_app_country] => US
[patent_app_date] => 2017-03-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5519
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15450553
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/450553 | Controlling threshold voltage in nanosheet transistors | Mar 5, 2017 | Issued |
Array
(
[id] => 11690723
[patent_doc_number] => 20170166437
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-06-15
[patent_title] => 'System and Method for a Differential Comb Drive MEMS'
[patent_app_type] => utility
[patent_app_number] => 15/443922
[patent_app_country] => US
[patent_app_date] => 2017-02-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 11509
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15443922
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/443922 | System and method for a differential comb drive MEMS | Feb 26, 2017 | Issued |
Array
(
[id] => 12195824
[patent_doc_number] => 09899564
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-02-20
[patent_title] => 'Group III nitride semiconductor and method for producing same'
[patent_app_type] => utility
[patent_app_number] => 15/431721
[patent_app_country] => US
[patent_app_date] => 2017-02-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 12
[patent_no_of_words] => 6297
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15431721
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/431721 | Group III nitride semiconductor and method for producing same | Feb 12, 2017 | Issued |
Array
(
[id] => 12314838
[patent_doc_number] => 09941332
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-04-10
[patent_title] => Semiconductor memory device and structure
[patent_app_type] => utility
[patent_app_number] => 15/409740
[patent_app_country] => US
[patent_app_date] => 2017-01-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 40
[patent_figures_cnt] => 41
[patent_no_of_words] => 9911
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15409740
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/409740 | Semiconductor memory device and structure | Jan 18, 2017 | Issued |
Array
(
[id] => 12012807
[patent_doc_number] => 09806130
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-10-31
[patent_title] => 'Memory element with a reactive metal layer'
[patent_app_type] => utility
[patent_app_number] => 15/393545
[patent_app_country] => US
[patent_app_date] => 2016-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 6910
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15393545
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/393545 | Memory element with a reactive metal layer | Dec 28, 2016 | Issued |
Array
(
[id] => 12115062
[patent_doc_number] => 09871056
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-01-16
[patent_title] => 'Semiconductor chip including integrated circuit having cross-coupled transistor configuration and method for manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 15/389883
[patent_app_country] => US
[patent_app_date] => 2016-12-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 231
[patent_figures_cnt] => 232
[patent_no_of_words] => 38156
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 1547
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15389883
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/389883 | Semiconductor chip including integrated circuit having cross-coupled transistor configuration and method for manufacturing the same | Dec 22, 2016 | Issued |
Array
(
[id] => 11608100
[patent_doc_number] => 20170125404
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-05-04
[patent_title] => 'SUPER CMOS DEVICES ON A MICROELECTRONICS SYSTEM'
[patent_app_type] => utility
[patent_app_number] => 15/358049
[patent_app_country] => US
[patent_app_date] => 2016-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 30
[patent_figures_cnt] => 30
[patent_no_of_words] => 8490
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15358049
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/358049 | Super CMOS devices on a microelectronics system | Nov 20, 2016 | Issued |
Array
(
[id] => 12949918
[patent_doc_number] => 09836095
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-12-05
[patent_title] => Microelectronic device package electromagnetic shield
[patent_app_type] => utility
[patent_app_number] => 15/282481
[patent_app_country] => US
[patent_app_date] => 2016-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 20
[patent_no_of_words] => 6717
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15282481
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/282481 | Microelectronic device package electromagnetic shield | Sep 29, 2016 | Issued |
Array
(
[id] => 11615674
[patent_doc_number] => 09653537
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-05-16
[patent_title] => 'Controlling threshold voltage in nanosheet transistors'
[patent_app_type] => utility
[patent_app_number] => 15/275846
[patent_app_country] => US
[patent_app_date] => 2016-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5483
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 50
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15275846
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/275846 | Controlling threshold voltage in nanosheet transistors | Sep 25, 2016 | Issued |
Array
(
[id] => 11881091
[patent_doc_number] => 09752252
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-09-05
[patent_title] => 'Cubic phase, nitrogen-based compound semiconductor films'
[patent_app_type] => utility
[patent_app_number] => 15/272153
[patent_app_country] => US
[patent_app_date] => 2016-09-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 26
[patent_no_of_words] => 7324
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 126
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15272153
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/272153 | Cubic phase, nitrogen-based compound semiconductor films | Sep 20, 2016 | Issued |
Array
(
[id] => 11517619
[patent_doc_number] => 20170084693
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-23
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/266911
[patent_app_country] => US
[patent_app_date] => 2016-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 10291
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15266911
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/266911 | Semiconductor device including crystal defect region and method for manufacturing the same | Sep 14, 2016 | Issued |
Array
(
[id] => 11623206
[patent_doc_number] => 20170133394
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-05-11
[patent_title] => 'SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 15/266914
[patent_app_country] => US
[patent_app_date] => 2016-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 52
[patent_figures_cnt] => 52
[patent_no_of_words] => 30779
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15266914
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/266914 | Method of manufacturing split-gate non-volatile memory with hi-voltage and low-voltage peripheral circuitry | Sep 14, 2016 | Issued |
Array
(
[id] => 11891041
[patent_doc_number] => 09761606
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-09-12
[patent_title] => 'Stacked non-volatile semiconductor memory device with buried source line and method of manufacture'
[patent_app_type] => utility
[patent_app_number] => 15/266850
[patent_app_country] => US
[patent_app_date] => 2016-09-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 27
[patent_no_of_words] => 7513
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15266850
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/266850 | Stacked non-volatile semiconductor memory device with buried source line and method of manufacture | Sep 14, 2016 | Issued |
Array
(
[id] => 11353442
[patent_doc_number] => 20160372182
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-12-22
[patent_title] => 'Two-Port SRAM Connection Structure'
[patent_app_type] => utility
[patent_app_number] => 15/253365
[patent_app_country] => US
[patent_app_date] => 2016-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 13036
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15253365
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/253365 | Two-port SRAM connection structure | Aug 30, 2016 | Issued |