
Evan T. Pert
Examiner (ID: 13494)
| Most Active Art Unit | 2826 |
| Art Unit(s) | 2829, 2826, 2813 |
| Total Applications | 1775 |
| Issued Applications | 1616 |
| Pending Applications | 44 |
| Abandoned Applications | 120 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 13653535
[patent_doc_number] => 09853089
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-12-26
[patent_title] => Semiconductor device and structure
[patent_app_type] => utility
[patent_app_number] => 15/224929
[patent_app_country] => US
[patent_app_date] => 2016-08-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 40
[patent_figures_cnt] => 41
[patent_no_of_words] => 9771
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15224929
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/224929 | Semiconductor device and structure | Jul 31, 2016 | Issued |
Array
(
[id] => 11883908
[patent_doc_number] => 09755093
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-09-05
[patent_title] => 'Photoelectronic device using hybrid structure of silica nano particles—graphene quantum dots and method of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 15/208768
[patent_app_country] => US
[patent_app_date] => 2016-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 23
[patent_no_of_words] => 6082
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 38
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15208768
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/208768 | Photoelectronic device using hybrid structure of silica nano particles—graphene quantum dots and method of manufacturing the same | Jul 12, 2016 | Issued |
Array
(
[id] => 11405045
[patent_doc_number] => 20170025583
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-01-26
[patent_title] => 'SEMICONDUCTOR PHOSPHOR NANOPARTICLE, SEMICONDUCTOR PHOSPHOR NANOPARTICLE-CONTAINING GLASS, LIGHT EMITTING DEVICE, AND LIGHT EMITTING ELEMENT'
[patent_app_type] => utility
[patent_app_number] => 15/208814
[patent_app_country] => US
[patent_app_date] => 2016-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 12435
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15208814
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/208814 | Semiconductor phosphor nanoparticle, semiconductor phosphor nanoparticle-containing glass, light emitting device, and light emitting element | Jul 12, 2016 | Issued |
Array
(
[id] => 11723746
[patent_doc_number] => 09696598
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-07-04
[patent_title] => 'Display panel and display device with brightness buffer effect'
[patent_app_type] => utility
[patent_app_number] => 15/208835
[patent_app_country] => US
[patent_app_date] => 2016-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 6
[patent_no_of_words] => 5799
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15208835
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/208835 | Display panel and display device with brightness buffer effect | Jul 12, 2016 | Issued |
Array
(
[id] => 11732779
[patent_doc_number] => 20170194222
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-07-06
[patent_title] => 'TEST ELEMENT GROUP, ARRAY SUBSTRATE, TEST DEVICE AND TEST METHOD'
[patent_app_type] => utility
[patent_app_number] => 15/209303
[patent_app_country] => US
[patent_app_date] => 2016-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3742
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15209303
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/209303 | Test element group, array substrate, test device and test method | Jul 12, 2016 | Issued |
Array
(
[id] => 11578766
[patent_doc_number] => 09634036
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-04-25
[patent_title] => 'Metal oxide thin-film transistor, method of fabricating the same, and array substrate'
[patent_app_type] => utility
[patent_app_number] => 15/120753
[patent_app_country] => US
[patent_app_date] => 2016-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 2835
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15120753
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/120753 | Metal oxide thin-film transistor, method of fabricating the same, and array substrate | Jun 2, 2016 | Issued |
Array
(
[id] => 11578766
[patent_doc_number] => 09634036
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-04-25
[patent_title] => 'Metal oxide thin-film transistor, method of fabricating the same, and array substrate'
[patent_app_type] => utility
[patent_app_number] => 15/120753
[patent_app_country] => US
[patent_app_date] => 2016-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 2835
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15120753
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/120753 | Metal oxide thin-film transistor, method of fabricating the same, and array substrate | Jun 2, 2016 | Issued |
Array
(
[id] => 11681352
[patent_doc_number] => 09679887
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-06-13
[patent_title] => 'Over-voltage protection circuit'
[patent_app_type] => utility
[patent_app_number] => 15/171950
[patent_app_country] => US
[patent_app_date] => 2016-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 6516
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 41
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15171950
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/171950 | Over-voltage protection circuit | Jun 1, 2016 | Issued |
Array
(
[id] => 11571850
[patent_doc_number] => 20170110494
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-04-20
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD FOR FORMING THE SAME'
[patent_app_type] => utility
[patent_app_number] => 15/171959
[patent_app_country] => US
[patent_app_date] => 2016-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4411
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15171959
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/171959 | Semiconductor device with a radiation sensing region and method for forming the same | Jun 1, 2016 | Issued |
Array
(
[id] => 11615480
[patent_doc_number] => 09653343
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-05-16
[patent_title] => 'Method of manufacturing semiconductor device with shallow trench isolation (STI) having edge profile'
[patent_app_type] => utility
[patent_app_number] => 15/172136
[patent_app_country] => US
[patent_app_date] => 2016-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 2447
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15172136
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/172136 | Method of manufacturing semiconductor device with shallow trench isolation (STI) having edge profile | Jun 1, 2016 | Issued |
Array
(
[id] => 11080058
[patent_doc_number] => 20160277021
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-09-22
[patent_title] => 'DRIVER FOR NORMALLY ON III-NITRIDE TRANSISTORS TO GET NORMALLY-OFF FUNCTIONALITY'
[patent_app_type] => utility
[patent_app_number] => 15/168458
[patent_app_country] => US
[patent_app_date] => 2016-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4035
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15168458
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/168458 | Driver for normally on III-nitride transistors to get normally-off functionality | May 30, 2016 | Issued |
Array
(
[id] => 11538587
[patent_doc_number] => 09612997
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-04-04
[patent_title] => 'Multi-core processing unit'
[patent_app_type] => utility
[patent_app_number] => 15/156448
[patent_app_country] => US
[patent_app_date] => 2016-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 7849
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15156448
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/156448 | Multi-core processing unit | May 16, 2016 | Issued |
Array
(
[id] => 11049435
[patent_doc_number] => 20160246394
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2016-08-25
[patent_title] => 'CONDUCTIVE PATTERN FORMATION METHOD, CONDUCTIVE PATTERN-BEARING SUBSTRATE, AND TOUCH PANEL SENSOR'
[patent_app_type] => utility
[patent_app_number] => 15/144850
[patent_app_country] => US
[patent_app_date] => 2016-05-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 14273
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15144850
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/144850 | Conductive pattern formation method, conductive pattern-bearing substrate, and touch panel sensor | May 2, 2016 | Issued |
Array
(
[id] => 11897715
[patent_doc_number] => 09767654
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-09-19
[patent_title] => 'Gaming system and a method of gaming'
[patent_app_type] => utility
[patent_app_number] => 15/144424
[patent_app_country] => US
[patent_app_date] => 2016-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 14
[patent_no_of_words] => 6706
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 190
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15144424
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/144424 | Gaming system and a method of gaming | May 1, 2016 | Issued |
Array
(
[id] => 11957645
[patent_doc_number] => 20170261797
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-14
[patent_title] => 'FFS MODE ARRAY SUBSTRATE WITH TFT CHANNEL LAYER AND COMMON ELECTRODE LAYER PATTERNED FROM A SINGLE SEMICONDUCTOR LAYER AND MANUFACTURING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 15/116229
[patent_app_country] => US
[patent_app_date] => 2016-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4508
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15116229
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/116229 | FFS mode array substrate with TFT channel layer and common electrode layer patterned from a single semiconductor layer and manufacturing method thereof | Apr 7, 2016 | Issued |
Array
(
[id] => 12202628
[patent_doc_number] => 09905701
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-02-27
[patent_title] => 'Active device structure with oxide channel layer having degree of crystallinity and method thereof'
[patent_app_type] => utility
[patent_app_number] => 15/072301
[patent_app_country] => US
[patent_app_date] => 2016-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 15
[patent_no_of_words] => 4898
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 128
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15072301
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/072301 | Active device structure with oxide channel layer having degree of crystallinity and method thereof | Mar 15, 2016 | Issued |
Array
(
[id] => 11453331
[patent_doc_number] => 09576984
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-02-21
[patent_title] => 'Thin film transistor array panel and conducting structure'
[patent_app_type] => utility
[patent_app_number] => 15/071172
[patent_app_country] => US
[patent_app_date] => 2016-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 14
[patent_no_of_words] => 9892
[patent_no_of_claims] => 28
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 212
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15071172
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/071172 | Thin film transistor array panel and conducting structure | Mar 14, 2016 | Issued |
Array
(
[id] => 11390626
[patent_doc_number] => 09551865
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-01-24
[patent_title] => 'Electrowetting element with photosensor'
[patent_app_type] => utility
[patent_app_number] => 15/071024
[patent_app_country] => US
[patent_app_date] => 2016-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 9285
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15071024
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/071024 | Electrowetting element with photosensor | Mar 14, 2016 | Issued |
Array
(
[id] => 11831900
[patent_doc_number] => 09728650
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2017-08-08
[patent_title] => 'Thin film transistor array panel and conducting structure'
[patent_app_type] => utility
[patent_app_number] => 15/071173
[patent_app_country] => US
[patent_app_date] => 2016-03-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 14
[patent_no_of_words] => 9822
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 172
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15071173
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/071173 | Thin film transistor array panel and conducting structure | Mar 14, 2016 | Issued |
Array
(
[id] => 11652983
[patent_doc_number] => 20170148884
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-05-25
[patent_title] => 'THIN FILM TRANSISTOR, ARRAY SUBSTRATE AND DISPLAY DEVICE HAVING THE SAME, AND FABRICATING METHOD THEREOF'
[patent_app_type] => utility
[patent_app_number] => 15/116195
[patent_app_country] => US
[patent_app_date] => 2016-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 5913
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15116195
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/116195 | Method of making thin film transistor array and source/drain contact via-interconnect structures formed thereby | Feb 21, 2016 | Issued |