| Application number | Title of the application | Filing Date | Status |
|---|
Array
(
[id] => 2880564
[patent_doc_number] => 05163019
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-11-10
[patent_title] => 'Binary carry circuitry'
[patent_app_type] => 1
[patent_app_number] => 7/619400
[patent_app_country] => US
[patent_app_date] => 1990-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 1
[patent_figures_cnt] => 2
[patent_no_of_words] => 3483
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 215
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/163/05163019.pdf
[firstpage_image] =>[orig_patent_app_number] => 619400
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/619400 | Binary carry circuitry | Nov 28, 1990 | Issued |
Array
(
[id] => 2863490
[patent_doc_number] => 05126954
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-06-30
[patent_title] => 'Function expansion station for a portable computer'
[patent_app_type] => 1
[patent_app_number] => 7/621050
[patent_app_country] => US
[patent_app_date] => 1990-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 16
[patent_no_of_words] => 3339
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 249
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/126/05126954.pdf
[firstpage_image] =>[orig_patent_app_number] => 621050
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/621050 | Function expansion station for a portable computer | Nov 28, 1990 | Issued |
Array
(
[id] => 2814083
[patent_doc_number] => 05146419
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-09-08
[patent_title] => 'Floating point addition-subtraction apparatus'
[patent_app_type] => 1
[patent_app_number] => 7/617610
[patent_app_country] => US
[patent_app_date] => 1990-11-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7158
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 323
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/146/05146419.pdf
[firstpage_image] =>[orig_patent_app_number] => 617610
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/617610 | Floating point addition-subtraction apparatus | Nov 25, 1990 | Issued |
Array
(
[id] => 2833868
[patent_doc_number] => 05170370
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-12-08
[patent_title] => 'Vector bit-matrix multiply functional unit'
[patent_app_type] => 1
[patent_app_number] => 7/616736
[patent_app_country] => US
[patent_app_date] => 1990-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7330
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 243
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/170/05170370.pdf
[firstpage_image] =>[orig_patent_app_number] => 616736
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/616736 | Vector bit-matrix multiply functional unit | Nov 20, 1990 | Issued |
Array
(
[id] => 2762960
[patent_doc_number] => 05072419
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-12-10
[patent_title] => 'Binary tree multiplier constructed of carry save adders having an area efficient floor plan'
[patent_app_type] => 1
[patent_app_number] => 7/616569
[patent_app_country] => US
[patent_app_date] => 1990-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 3744
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 335
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/072/05072419.pdf
[firstpage_image] =>[orig_patent_app_number] => 616569
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/616569 | Binary tree multiplier constructed of carry save adders having an area efficient floor plan | Nov 20, 1990 | Issued |
Array
(
[id] => 2806646
[patent_doc_number] => 05144575
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-09-01
[patent_title] => 'High speed floating point type multiplier circuit'
[patent_app_type] => 1
[patent_app_number] => 7/617029
[patent_app_country] => US
[patent_app_date] => 1990-11-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 15
[patent_no_of_words] => 4487
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 390
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/144/05144575.pdf
[firstpage_image] =>[orig_patent_app_number] => 617029
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/617029 | High speed floating point type multiplier circuit | Nov 20, 1990 | Issued |
Array
(
[id] => 2795017
[patent_doc_number] => 05142490
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-08-25
[patent_title] => 'Multiplication circuit with storing means'
[patent_app_type] => 1
[patent_app_number] => 7/617440
[patent_app_country] => US
[patent_app_date] => 1990-11-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2316
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 240
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/142/05142490.pdf
[firstpage_image] =>[orig_patent_app_number] => 617440
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/617440 | Multiplication circuit with storing means | Nov 18, 1990 | Issued |
Array
(
[id] => 2870197
[patent_doc_number] => 05166894
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-11-24
[patent_title] => 'Method and apparatus for cell loss rate estimation, call admission control, and buffer/link capacity designing in integrated network'
[patent_app_type] => 1
[patent_app_number] => 7/612959
[patent_app_country] => US
[patent_app_date] => 1990-11-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 17
[patent_no_of_words] => 7298
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 264
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/166/05166894.pdf
[firstpage_image] =>[orig_patent_app_number] => 612959
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/612959 | Method and apparatus for cell loss rate estimation, call admission control, and buffer/link capacity designing in integrated network | Nov 14, 1990 | Issued |
| 07/607669 | APPARATUS FOR DETECTING VARIOUS PROCESS VALUES AND APPARATUS FOR RECORDING INFORMATION | Oct 31, 1990 | Abandoned |
Array
(
[id] => 2934650
[patent_doc_number] => RE034205
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-03-30
[patent_title] => 'Adaptive recognizing device'
[patent_app_type] => 2
[patent_app_number] => 7/605844
[patent_app_country] => US
[patent_app_date] => 1990-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 6043
[patent_no_of_claims] => 35
[patent_no_of_ind_claims] => 24
[patent_words_short_claim] => 24
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/RE/034/RE034205.pdf
[firstpage_image] =>[orig_patent_app_number] => 605844
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/605844 | Adaptive recognizing device | Oct 29, 1990 | Issued |
| 07/604550 | APPARATUS AND METHOD FOR INTERACTIVELY MANIPULATING MATHEMATICAL EQUATIONS | Oct 25, 1990 | Abandoned |
| 07/597789 | DIGITAL MULTIPLIER BASED UPON A REGULARLY STRUCTURED SUM OF PRODUCTS ADDER ARRAY FOR PARTIAL PRODUCT REDUCTION | Oct 14, 1990 | Abandoned |
Array
(
[id] => 2783598
[patent_doc_number] => 05075880
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-12-24
[patent_title] => 'Method and apparatus for time domain interpolation of digital audio signals'
[patent_app_type] => 1
[patent_app_number] => 7/597512
[patent_app_country] => US
[patent_app_date] => 1990-10-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 19
[patent_no_of_words] => 7712
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/075/05075880.pdf
[firstpage_image] =>[orig_patent_app_number] => 597512
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/597512 | Method and apparatus for time domain interpolation of digital audio signals | Oct 11, 1990 | Issued |
| 07/598185 | METHOD AND APPARATUS FOR EXPONENTIAL/LOGARITHMIC COMPUTATION | Oct 11, 1990 | Abandoned |
Array
(
[id] => 2810105
[patent_doc_number] => 05140539
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-08-18
[patent_title] => 'Electronic apparatus having key input means and key activated interruption signals'
[patent_app_type] => 1
[patent_app_number] => 7/593645
[patent_app_country] => US
[patent_app_date] => 1990-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 4182
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 236
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/140/05140539.pdf
[firstpage_image] =>[orig_patent_app_number] => 593645
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/593645 | Electronic apparatus having key input means and key activated interruption signals | Oct 3, 1990 | Issued |
Array
(
[id] => 2904923
[patent_doc_number] => 05241489
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1993-08-31
[patent_title] => 'Electronic computer with fraction and exponent display'
[patent_app_type] => 1
[patent_app_number] => 7/589656
[patent_app_country] => US
[patent_app_date] => 1990-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 14
[patent_no_of_words] => 4752
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/241/05241489.pdf
[firstpage_image] =>[orig_patent_app_number] => 589656
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/589656 | Electronic computer with fraction and exponent display | Sep 27, 1990 | Issued |
Array
(
[id] => 2806592
[patent_doc_number] => 05144572
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-09-01
[patent_title] => 'Digital filter for filtering image data'
[patent_app_type] => 1
[patent_app_number] => 7/588035
[patent_app_country] => US
[patent_app_date] => 1990-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 17
[patent_no_of_words] => 5388
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/144/05144572.pdf
[firstpage_image] =>[orig_patent_app_number] => 588035
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/588035 | Digital filter for filtering image data | Sep 24, 1990 | Issued |
| 07/586766 | SYSTEM AND METHOD OF PRODUCING ADAPTIVE FIR DIGITAL FILTER WITH NON-LINEAR FREQUENCY RESOLUTION | Sep 20, 1990 | Abandoned |
Array
(
[id] => 2703044
[patent_doc_number] => 05020017
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1991-05-28
[patent_title] => 'Method and apparatus for obtaining the quotient of two numbers within one clock cycle'
[patent_app_type] => 1
[patent_app_number] => 7/584399
[patent_app_country] => US
[patent_app_date] => 1990-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 4149
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/020/05020017.pdf
[firstpage_image] =>[orig_patent_app_number] => 584399
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/584399 | Method and apparatus for obtaining the quotient of two numbers within one clock cycle | Sep 16, 1990 | Issued |
Array
(
[id] => 2785516
[patent_doc_number] => 05151873
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1992-09-29
[patent_title] => 'Calculator with music generating device'
[patent_app_type] => 1
[patent_app_number] => 7/583859
[patent_app_country] => US
[patent_app_date] => 1990-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 7
[patent_no_of_words] => 4297
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 154
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/05/151/05151873.pdf
[firstpage_image] =>[orig_patent_app_number] => 583859
[rel_patent_id] =>[rel_patent_doc_number] =>) 07/583859 | Calculator with music generating device | Sep 16, 1990 | Issued |