
Evren Seven
Examiner (ID: 608, Phone: (571)270-5666 , Office: P/2812 )
| Most Active Art Unit | 2812 |
| Art Unit(s) | 2812 |
| Total Applications | 1114 |
| Issued Applications | 823 |
| Pending Applications | 121 |
| Abandoned Applications | 202 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19206313
[patent_doc_number] => 20240178212
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-30
[patent_title] => SEMICONDUCTOR DEVICE AND ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/435091
[patent_app_country] => US
[patent_app_date] => 2024-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8085
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18435091
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/435091 | SEMICONDUCTOR DEVICE AND ELECTRONIC DEVICE | Feb 6, 2024 | Pending |
Array
(
[id] => 20916924
[patent_doc_number] => 12713793
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2026-08-18
[patent_title] => Display device
[patent_app_type] => utility
[patent_app_number] => 18/435431
[patent_app_country] => US
[patent_app_date] => 2024-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 1111
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18435431
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/435431 | DISPLAY DEVICE | Feb 6, 2024 | Pending |
Array
(
[id] => 19548507
[patent_doc_number] => 20240365543
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-10-31
[patent_title] => SEMICONDUCTOR DEVICE AND DATA STORAGE SYSTEM INCLUDING SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/435328
[patent_app_country] => US
[patent_app_date] => 2024-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14237
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18435328
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/435328 | SEMICONDUCTOR DEVICE AND DATA STORAGE SYSTEM INCLUDING SEMICONDUCTOR DEVICE | Feb 6, 2024 | Pending |
Array
(
[id] => 20155160
[patent_doc_number] => 20250254998
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-08-07
[patent_title] => PIXEL STRUCTURE AND DISPLAY DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/433458
[patent_app_country] => US
[patent_app_date] => 2024-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 0
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 58
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18433458
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/433458 | PIXEL STRUCTURE AND DISPLAY DEVICE | Feb 5, 2024 | Pending |
Array
(
[id] => 19206401
[patent_doc_number] => 20240178300
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-05-30
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/432694
[patent_app_country] => US
[patent_app_date] => 2024-02-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7587
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18432694
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/432694 | Semiconductor device | Feb 4, 2024 | Issued |
Array
(
[id] => 20065697
[patent_doc_number] => 20250203919
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-06-19
[patent_title] => HIGH VOLTAGE SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SAME
[patent_app_type] => utility
[patent_app_number] => 18/431550
[patent_app_country] => US
[patent_app_date] => 2024-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1221
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18431550
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/431550 | HIGH VOLTAGE SEMICONDUCTOR DEVICE AND METHOD OF MANUFACTURING SAME | Feb 1, 2024 | Pending |
Array
(
[id] => 19364152
[patent_doc_number] => 20240266186
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-08
[patent_title] => STRESS MANAGEMENT FOR PRECISE SUBSTRATE -TO- SUBSTRATE BONDING
[patent_app_type] => utility
[patent_app_number] => 18/431860
[patent_app_country] => US
[patent_app_date] => 2024-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9238
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18431860
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/431860 | STRESS MANAGEMENT FOR PRECISE SUBSTRATE -TO- SUBSTRATE BONDING | Feb 1, 2024 | Pending |
Array
(
[id] => 19364440
[patent_doc_number] => 20240266474
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-08
[patent_title] => SEMICONDUCTOR LIGHT EMITTING DEVICE
[patent_app_type] => utility
[patent_app_number] => 18/430747
[patent_app_country] => US
[patent_app_date] => 2024-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10028
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 201
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18430747
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/430747 | SEMICONDUCTOR LIGHT EMITTING DEVICE | Feb 1, 2024 | Pending |
Array
(
[id] => 19337256
[patent_doc_number] => 20240251686
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-25
[patent_title] => LINEAR RESISTIVE ELEMENT AND PREPARATION METHOD
[patent_app_type] => utility
[patent_app_number] => 18/426367
[patent_app_country] => US
[patent_app_date] => 2024-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3948
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 166
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18426367
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/426367 | LINEAR RESISTIVE ELEMENT AND PREPARATION METHOD | Jan 29, 2024 | Pending |
Array
(
[id] => 19351292
[patent_doc_number] => 20240260256
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-01
[patent_title] => SEMICONDUCTOR DEVICES AND MANUFACTURING METHODS FOR THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/424919
[patent_app_country] => US
[patent_app_date] => 2024-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7729
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18424919
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/424919 | SEMICONDUCTOR DEVICES AND MANUFACTURING METHODS FOR THE SAME | Jan 28, 2024 | Pending |
Array
(
[id] => 20139446
[patent_doc_number] => 20250246490
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-31
[patent_title] => Electronic Component With Reduced Inductance
[patent_app_type] => utility
[patent_app_number] => 18/425298
[patent_app_country] => US
[patent_app_date] => 2024-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1979
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18425298
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/425298 | Electronic Component With Reduced Inductance | Jan 28, 2024 | Pending |
Array
(
[id] => 20139492
[patent_doc_number] => 20250246536
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-31
[patent_title] => TRENCH CAPACITOR STRUCTURE AND METHOD OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/425306
[patent_app_country] => US
[patent_app_date] => 2024-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10493
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18425306
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/425306 | TRENCH CAPACITOR STRUCTURE AND METHOD OF FORMING THE SAME | Jan 28, 2024 | Pending |
Array
(
[id] => 20139487
[patent_doc_number] => 20250246531
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-31
[patent_title] => INTEGRATED CIRCUIT (IC) PACKAGE WITH DIE INTERCONNECTS TERMINATING AT MULTIPLE METALLIZATION LAYERS IN A SUBSTRATE TO REDUCE SPACING REQUIREMENTS BETWEEN DIE INTERCONNECTS
[patent_app_type] => utility
[patent_app_number] => 18/425447
[patent_app_country] => US
[patent_app_date] => 2024-01-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4172
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18425447
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/425447 | INTEGRATED CIRCUIT (IC) PACKAGE WITH DIE INTERCONNECTS TERMINATING AT MULTIPLE METALLIZATION LAYERS IN A SUBSTRATE TO REDUCE SPACING REQUIREMENTS BETWEEN DIE INTERCONNECTS | Jan 28, 2024 | Pending |
Array
(
[id] => 19619349
[patent_doc_number] => 20240405029
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-12-05
[patent_title] => DISPLAY DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 18/415461
[patent_app_country] => US
[patent_app_date] => 2024-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15137
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18415461
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/415461 | DISPLAY DEVICE AND MANUFACTURING METHOD THEREOF | Jan 16, 2024 | Pending |
Array
(
[id] => 20104658
[patent_doc_number] => 20250234594
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-17
[patent_title] => SEMICONDUCTOR DEVICE STRUCTURE AND METHODS OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/414702
[patent_app_country] => US
[patent_app_date] => 2024-01-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2326
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18414702
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/414702 | SEMICONDUCTOR DEVICE STRUCTURE AND METHODS OF FORMING THE SAME | Jan 16, 2024 | Issued |
Array
(
[id] => 19335781
[patent_doc_number] => 20240250211
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-07-25
[patent_title] => Regrowth Structures for Micro LED
[patent_app_type] => utility
[patent_app_number] => 18/408246
[patent_app_country] => US
[patent_app_date] => 2024-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7721
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -27
[patent_words_short_claim] => 70
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18408246
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/408246 | Regrowth Structures for Micro LED | Jan 8, 2024 | Pending |
Array
(
[id] => 19384889
[patent_doc_number] => 20240274759
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-08-15
[patent_title] => DISPLAY MODULE INCLUDING SELF-LUMINESCENCE ELEMENTS
[patent_app_type] => utility
[patent_app_number] => 18/407064
[patent_app_country] => US
[patent_app_date] => 2024-01-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6980
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18407064
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/407064 | DISPLAY MODULE INCLUDING SELF-LUMINESCENCE ELEMENTS | Jan 7, 2024 | Pending |
Array
(
[id] => 19837564
[patent_doc_number] => 20250089350
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-03-13
[patent_title] => SEMICONDUCTOR DEVICE STRUCTURE AND METHODS OF FORMING THE SAME
[patent_app_type] => utility
[patent_app_number] => 18/405216
[patent_app_country] => US
[patent_app_date] => 2024-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6630
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18405216
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/405216 | SEMICONDUCTOR DEVICE STRUCTURE AND METHODS OF FORMING THE SAME | Jan 4, 2024 | Pending |
Array
(
[id] => 20098061
[patent_doc_number] => 20250227997
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-07-10
[patent_title] => BACKSIDE DIFFUSION BREAK
[patent_app_type] => utility
[patent_app_number] => 18/405441
[patent_app_country] => US
[patent_app_date] => 2024-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10163
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 43
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18405441
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/405441 | BACKSIDE DIFFUSION BREAK | Jan 4, 2024 | Pending |
Array
(
[id] => 20011126
[patent_doc_number] => 20250149348
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2025-05-08
[patent_title] => METHOD FOR REDUCING WARPAGE OCCURRED TO SUBSTRATE DURING PACKAGING PROCESS
[patent_app_type] => utility
[patent_app_number] => 18/405740
[patent_app_country] => US
[patent_app_date] => 2024-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 1058
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 157
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18405740
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/405740 | METHOD FOR REDUCING WARPAGE OCCURRED TO SUBSTRATE DURING PACKAGING PROCESS | Jan 4, 2024 | Pending |