
Evren Seven
Examiner (ID: 608, Phone: (571)270-5666 , Office: P/2812 )
| Most Active Art Unit | 2812 |
| Art Unit(s) | 2812 |
| Total Applications | 1114 |
| Issued Applications | 823 |
| Pending Applications | 121 |
| Abandoned Applications | 202 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7784300
[patent_doc_number] => 20120045856
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-02-23
[patent_title] => 'METHOD OF MANUFACTURING ORGANIC EL DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/149821
[patent_app_country] => US
[patent_app_date] => 2011-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5538
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0045/20120045856.pdf
[firstpage_image] =>[orig_patent_app_number] => 13149821
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/149821 | METHOD OF MANUFACTURING ORGANIC EL DEVICE | May 30, 2011 | Abandoned |
Array
(
[id] => 8509758
[patent_doc_number] => 20120309166
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-12-06
[patent_title] => 'PROCESS FOR FORMING SHALLOW TRENCH ISOLATION STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 13/118860
[patent_app_country] => US
[patent_app_date] => 2011-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 1800
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13118860
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/118860 | PROCESS FOR FORMING SHALLOW TRENCH ISOLATION STRUCTURE | May 30, 2011 | Abandoned |
Array
(
[id] => 8294372
[patent_doc_number] => 08222153
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-07-17
[patent_title] => 'Textured single crystal'
[patent_app_type] => utility
[patent_app_number] => 13/149652
[patent_app_country] => US
[patent_app_date] => 2011-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 2966
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13149652
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/149652 | Textured single crystal | May 30, 2011 | Issued |
Array
(
[id] => 7662866
[patent_doc_number] => 20110312135
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-12-22
[patent_title] => 'Method of forming a polycrystalline silicon layer and method of manufacturing thin film transistor'
[patent_app_type] => utility
[patent_app_number] => 13/067407
[patent_app_country] => US
[patent_app_date] => 2011-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 5626
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0312/20110312135.pdf
[firstpage_image] =>[orig_patent_app_number] => 13067407
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/067407 | Method of forming a polycrystalline silicon layer and method of manufacturing thin film transistor | May 30, 2011 | Issued |
Array
(
[id] => 8509764
[patent_doc_number] => 20120309172
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-12-06
[patent_title] => 'Epitaxial Lift-Off and Wafer Reuse'
[patent_app_type] => utility
[patent_app_number] => 13/118900
[patent_app_country] => US
[patent_app_date] => 2011-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 3598
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13118900
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/118900 | Epitaxial Lift-Off and Wafer Reuse | May 30, 2011 | Abandoned |
Array
(
[id] => 8509774
[patent_doc_number] => 20120309182
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-12-06
[patent_title] => 'Method of Forming Sidewall Spacers Having Different Widths Using a Non-Conformal Deposition Process'
[patent_app_type] => utility
[patent_app_number] => 13/118826
[patent_app_country] => US
[patent_app_date] => 2011-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3634
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13118826
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/118826 | Method of Forming Sidewall Spacers Having Different Widths Using a Non-Conformal Deposition Process | May 30, 2011 | Abandoned |
Array
(
[id] => 8549120
[patent_doc_number] => 08324001
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-12-04
[patent_title] => 'Light-emitting device, light-emitting system including the same, and fabricating method thereof'
[patent_app_type] => utility
[patent_app_number] => 13/118942
[patent_app_country] => US
[patent_app_date] => 2011-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 23
[patent_figures_cnt] => 37
[patent_no_of_words] => 10865
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 148
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13118942
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/118942 | Light-emitting device, light-emitting system including the same, and fabricating method thereof | May 30, 2011 | Issued |
Array
(
[id] => 8398272
[patent_doc_number] => 08268652
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2012-09-18
[patent_title] => 'Method for distributing fluorescence onto LED chip'
[patent_app_type] => utility
[patent_app_number] => 13/149781
[patent_app_country] => US
[patent_app_date] => 2011-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 1238
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13149781
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/149781 | Method for distributing fluorescence onto LED chip | May 30, 2011 | Issued |
Array
(
[id] => 8509762
[patent_doc_number] => 20120309171
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-12-06
[patent_title] => 'METHOD FOR FABRICATING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/118473
[patent_app_country] => US
[patent_app_date] => 2011-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2221
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13118473
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/118473 | METHOD FOR FABRICATING SEMICONDUCTOR DEVICE | May 29, 2011 | Abandoned |
Array
(
[id] => 8363619
[patent_doc_number] => 08252684
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2012-08-28
[patent_title] => 'Method of forming a trench by a silicon-containing mask'
[patent_app_type] => utility
[patent_app_number] => 13/118480
[patent_app_country] => US
[patent_app_date] => 2011-05-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 1374
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13118480
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/118480 | Method of forming a trench by a silicon-containing mask | May 29, 2011 | Issued |
Array
(
[id] => 8502622
[patent_doc_number] => 20120302030
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-11-29
[patent_title] => 'METHOD OF FABRICATING A DEEP TRENCH DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/118451
[patent_app_country] => US
[patent_app_date] => 2011-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 1791
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13118451
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/118451 | METHOD OF FABRICATING A DEEP TRENCH DEVICE | May 28, 2011 | Abandoned |
Array
(
[id] => 7580365
[patent_doc_number] => 20110294248
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2011-12-01
[patent_title] => 'METHOD FOR HEATING A SUBSTRATE OF SOLAR CELL'
[patent_app_type] => utility
[patent_app_number] => 13/118000
[patent_app_country] => US
[patent_app_date] => 2011-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2933
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0294/20110294248.pdf
[firstpage_image] =>[orig_patent_app_number] => 13118000
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/118000 | METHOD FOR HEATING A SUBSTRATE OF SOLAR CELL | May 26, 2011 | Abandoned |
Array
(
[id] => 8469765
[patent_doc_number] => 08298943
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2012-10-30
[patent_title] => 'Self aligning via patterning'
[patent_app_type] => utility
[patent_app_number] => 13/118034
[patent_app_country] => US
[patent_app_date] => 2011-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 20
[patent_no_of_words] => 5085
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 357
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13118034
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/118034 | Self aligning via patterning | May 26, 2011 | Issued |
Array
(
[id] => 9401577
[patent_doc_number] => 08691629
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-04-08
[patent_title] => 'Packaging jig and process for semiconductor packaging'
[patent_app_type] => utility
[patent_app_number] => 13/117901
[patent_app_country] => US
[patent_app_date] => 2011-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 24
[patent_no_of_words] => 3222
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13117901
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/117901 | Packaging jig and process for semiconductor packaging | May 26, 2011 | Issued |
Array
(
[id] => 8888418
[patent_doc_number] => 20130161602
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-06-27
[patent_title] => 'PROCESS FOR MODIFYING ELECTRODES IN AN ORGANIC ELECTRONIC DEVICE'
[patent_app_type] => utility
[patent_app_number] => 13/806355
[patent_app_country] => US
[patent_app_date] => 2011-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 9454
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13806355
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/806355 | PROCESS FOR MODIFYING ELECTRODES IN AN ORGANIC ELECTRONIC DEVICE | May 26, 2011 | Abandoned |
Array
(
[id] => 10537951
[patent_doc_number] => 09263589
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2016-02-16
[patent_title] => 'Semiconductor device'
[patent_app_type] => utility
[patent_app_number] => 13/110236
[patent_app_country] => US
[patent_app_date] => 2011-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 38
[patent_no_of_words] => 15812
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 104
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13110236
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/110236 | Semiconductor device | May 17, 2011 | Issued |
Array
(
[id] => 8221371
[patent_doc_number] => 20120135575
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2012-05-31
[patent_title] => 'METHODS OF FORMING INTEGRATED CIRCUITS'
[patent_app_type] => utility
[patent_app_number] => 13/042539
[patent_app_country] => US
[patent_app_date] => 2011-03-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 16
[patent_no_of_words] => 5514
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13042539
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/042539 | Methods of forming integrated circuits | Mar 7, 2011 | Issued |
Array
(
[id] => 9937308
[patent_doc_number] => 08987114
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2015-03-24
[patent_title] => 'Bonded semiconductor structures and method of forming same'
[patent_app_type] => utility
[patent_app_number] => 13/637565
[patent_app_country] => US
[patent_app_date] => 2011-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 13
[patent_no_of_words] => 7933
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 155
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13637565
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/637565 | Bonded semiconductor structures and method of forming same | Feb 21, 2011 | Issued |
Array
(
[id] => 8697393
[patent_doc_number] => 20130059402
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2013-03-07
[patent_title] => 'Method and A System for Producing a Semi-Conductor Module'
[patent_app_type] => utility
[patent_app_number] => 13/580455
[patent_app_country] => US
[patent_app_date] => 2011-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 8431
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13580455
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/580455 | Method and a system for producing a semi-conductor module | Feb 21, 2011 | Issued |
Array
(
[id] => 9703719
[patent_doc_number] => 08828780
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2014-09-09
[patent_title] => 'Substrate for photoelectric conversion device and method of manufacturing the substrate, thin-film photoelectric conversion device and method of manufacturing the thin-film photoelectric conversion device, and solar cell module'
[patent_app_type] => utility
[patent_app_number] => 13/639312
[patent_app_country] => US
[patent_app_date] => 2010-12-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 11
[patent_no_of_words] => 8867
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 161
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 13639312
[rel_patent_id] =>[rel_patent_doc_number] =>) 13/639312 | Substrate for photoelectric conversion device and method of manufacturing the substrate, thin-film photoelectric conversion device and method of manufacturing the thin-film photoelectric conversion device, and solar cell module | Dec 6, 2010 | Issued |