
Fahmida Rahman
Examiner (ID: 111, Phone: (571)272-8159 , Office: P/2116 )
| Most Active Art Unit | 2116 |
| Art Unit(s) | 2116, 2175, 2186 |
| Total Applications | 697 |
| Issued Applications | 532 |
| Pending Applications | 54 |
| Abandoned Applications | 125 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15641301
[patent_doc_number] => 10593655
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-17
[patent_title] => Light bulb
[patent_app_type] => utility
[patent_app_number] => 16/436445
[patent_app_country] => US
[patent_app_date] => 2019-06-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 32
[patent_figures_cnt] => 49
[patent_no_of_words] => 9687
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 236
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16436445
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/436445 | Light bulb | Jun 9, 2019 | Issued |
Array
(
[id] => 14875319
[patent_doc_number] => 20190287901
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-09-19
[patent_title] => ELECTRICAL FUSE AND/OR RESISTOR STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 16/427945
[patent_app_country] => US
[patent_app_date] => 2019-05-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3778
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 51
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16427945
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/427945 | Electrical fuse and/or resistor structures | May 30, 2019 | Issued |
Array
(
[id] => 19245399
[patent_doc_number] => 12015862
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-06-18
[patent_title] => Image sensor having pixels with isolated floating diffusions
[patent_app_type] => utility
[patent_app_number] => 17/058506
[patent_app_country] => US
[patent_app_date] => 2019-05-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 28
[patent_no_of_words] => 8555
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17058506
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/058506 | Image sensor having pixels with isolated floating diffusions | May 23, 2019 | Issued |
Array
(
[id] => 16132503
[patent_doc_number] => 10700019
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-30
[patent_title] => Semiconductor device with compressive interlayer
[patent_app_type] => utility
[patent_app_number] => 16/418006
[patent_app_country] => US
[patent_app_date] => 2019-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 23
[patent_no_of_words] => 4159
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16418006
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/418006 | Semiconductor device with compressive interlayer | May 20, 2019 | Issued |
Array
(
[id] => 16132503
[patent_doc_number] => 10700019
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-30
[patent_title] => Semiconductor device with compressive interlayer
[patent_app_type] => utility
[patent_app_number] => 16/418006
[patent_app_country] => US
[patent_app_date] => 2019-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 23
[patent_no_of_words] => 4159
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16418006
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/418006 | Semiconductor device with compressive interlayer | May 20, 2019 | Issued |
Array
(
[id] => 16132503
[patent_doc_number] => 10700019
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-30
[patent_title] => Semiconductor device with compressive interlayer
[patent_app_type] => utility
[patent_app_number] => 16/418006
[patent_app_country] => US
[patent_app_date] => 2019-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 23
[patent_no_of_words] => 4159
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16418006
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/418006 | Semiconductor device with compressive interlayer | May 20, 2019 | Issued |
Array
(
[id] => 16132503
[patent_doc_number] => 10700019
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-30
[patent_title] => Semiconductor device with compressive interlayer
[patent_app_type] => utility
[patent_app_number] => 16/418006
[patent_app_country] => US
[patent_app_date] => 2019-05-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 23
[patent_no_of_words] => 4159
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16418006
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/418006 | Semiconductor device with compressive interlayer | May 20, 2019 | Issued |
Array
(
[id] => 16896499
[patent_doc_number] => 11038062
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-15
[patent_title] => Semiconductor device with a fin-shaped active region and a gate electrode
[patent_app_type] => utility
[patent_app_number] => 16/416725
[patent_app_country] => US
[patent_app_date] => 2019-05-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 39
[patent_figures_cnt] => 39
[patent_no_of_words] => 19172
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16416725
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/416725 | Semiconductor device with a fin-shaped active region and a gate electrode | May 19, 2019 | Issued |
Array
(
[id] => 16068089
[patent_doc_number] => 10693010
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-23
[patent_title] => Semiconductor device and method for manufacturing semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/413860
[patent_app_country] => US
[patent_app_date] => 2019-05-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 73
[patent_no_of_words] => 27637
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16413860
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/413860 | Semiconductor device and method for manufacturing semiconductor device | May 15, 2019 | Issued |
Array
(
[id] => 17310425
[patent_doc_number] => 11211552
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-12-28
[patent_title] => Spin-orbit torque magnetoresistance effect element and magnetic memory
[patent_app_type] => utility
[patent_app_number] => 16/645055
[patent_app_country] => US
[patent_app_date] => 2019-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 9311
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 136
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16645055
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/645055 | Spin-orbit torque magnetoresistance effect element and magnetic memory | May 12, 2019 | Issued |
Array
(
[id] => 16284801
[patent_doc_number] => 20200278403
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-03
[patent_title] => SPIN-ORBIT-TORQUE MAGNETIZATION ROTATIONAL ELEMENT, SPIN-ORBIT-TORQUE TYPE MAGNETORESISTANCE EFFECT ELEMENT, AND MAGNETIC MEMORY
[patent_app_type] => utility
[patent_app_number] => 16/756388
[patent_app_country] => US
[patent_app_date] => 2019-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9519
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16756388
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/756388 | Spin-orbit-torque magnetization rotational element, spin-orbit-torque type magnetoresistance effect element, and magnetic memory | May 9, 2019 | Issued |
Array
(
[id] => 15250203
[patent_doc_number] => 10510630
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-17
[patent_title] => Molding structure for wafer level package
[patent_app_type] => utility
[patent_app_number] => 16/403869
[patent_app_country] => US
[patent_app_date] => 2019-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 15
[patent_no_of_words] => 4673
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16403869
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/403869 | Molding structure for wafer level package | May 5, 2019 | Issued |
Array
(
[id] => 14753279
[patent_doc_number] => 20190259813
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-22
[patent_title] => SEMICONDUCTOR MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/401391
[patent_app_country] => US
[patent_app_date] => 2019-05-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8707
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => 0
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16401391
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/401391 | Semiconductor memory device and method of manufacturing the same | May 1, 2019 | Issued |
Array
(
[id] => 14722297
[patent_doc_number] => 20190252212
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-15
[patent_title] => METHOD FOR MANUFACTURING AN ENCAPSULATION COVER FOR AN ELECTRONIC PACKAGE AND ELECTRONIC PACKAGE COMPRISING A COVER
[patent_app_type] => utility
[patent_app_number] => 16/394925
[patent_app_country] => US
[patent_app_date] => 2019-04-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5571
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16394925
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/394925 | Method for manufacturing an encapsulation cover for an electronic package and electronic package comprising a cover | Apr 24, 2019 | Issued |
Array
(
[id] => 15443539
[patent_doc_number] => 20200035953
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-30
[patent_title] => DISPLAY PANEL AND METHOD FOR MANUFACTURING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/393879
[patent_app_country] => US
[patent_app_date] => 2019-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5267
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16393879
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/393879 | DISPLAY PANEL AND METHOD FOR MANUFACTURING THE SAME | Apr 23, 2019 | Abandoned |
Array
(
[id] => 16402381
[patent_doc_number] => 20200343239
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-10-29
[patent_title] => ELECTROSTATIC DISCHARGE PROTECTION CIRCUIT
[patent_app_type] => utility
[patent_app_number] => 16/393850
[patent_app_country] => US
[patent_app_date] => 2019-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2228
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 108
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16393850
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/393850 | Electrostatic discharge protection circuit | Apr 23, 2019 | Issued |
Array
(
[id] => 15093771
[patent_doc_number] => 20190341697
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-07
[patent_title] => ANTENNA AND SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/393740
[patent_app_country] => US
[patent_app_date] => 2019-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8418
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16393740
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/393740 | Antenna and semiconductor device with improved tradeoff relationship between antenna gain and antenna size | Apr 23, 2019 | Issued |
Array
(
[id] => 16339415
[patent_doc_number] => 10790385
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-09-29
[patent_title] => High electron mobility transistor with reverse arrangement of channel layer and barrier layer
[patent_app_type] => utility
[patent_app_number] => 16/393689
[patent_app_country] => US
[patent_app_date] => 2019-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 5383
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16393689
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/393689 | High electron mobility transistor with reverse arrangement of channel layer and barrier layer | Apr 23, 2019 | Issued |
Array
(
[id] => 16609329
[patent_doc_number] => 10910343
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-02
[patent_title] => Package structure with improvement layer and fabrication method thereof
[patent_app_type] => utility
[patent_app_number] => 16/393759
[patent_app_country] => US
[patent_app_date] => 2019-04-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 16
[patent_no_of_words] => 3611
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16393759
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/393759 | Package structure with improvement layer and fabrication method thereof | Apr 23, 2019 | Issued |
Array
(
[id] => 16132775
[patent_doc_number] => 10700155
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-30
[patent_title] => Display apparatus having a connection bus line
[patent_app_type] => utility
[patent_app_number] => 16/390196
[patent_app_country] => US
[patent_app_date] => 2019-04-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 21
[patent_figures_cnt] => 21
[patent_no_of_words] => 9781
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16390196
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/390196 | Display apparatus having a connection bus line | Apr 21, 2019 | Issued |