
Faisal M. Zaman
Examiner (ID: 9538, Phone: (571)272-6495 , Office: P/2185 )
| Most Active Art Unit | 2111 |
| Art Unit(s) | 2185, 2175, 2112, 2111, 2186 |
| Total Applications | 1077 |
| Issued Applications | 682 |
| Pending Applications | 82 |
| Abandoned Applications | 332 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 18750563
[patent_doc_number] => 11809877
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-11-07
[patent_title] => Dynamically tuning a computing device's performance for a containerized application
[patent_app_type] => utility
[patent_app_number] => 17/391349
[patent_app_country] => US
[patent_app_date] => 2021-08-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 5676
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 305
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17391349
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/391349 | Dynamically tuning a computing device's performance for a containerized application | Aug 1, 2021 | Issued |
Array
(
[id] => 19795181
[patent_doc_number] => 12236131
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-02-25
[patent_title] => Controller command scheduling in a memory system to increase command bus utilization
[patent_app_type] => utility
[patent_app_number] => 17/386315
[patent_app_country] => US
[patent_app_date] => 2021-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7332
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17386315
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/386315 | Controller command scheduling in a memory system to increase command bus utilization | Jul 26, 2021 | Issued |
Array
(
[id] => 20304364
[patent_doc_number] => 12450357
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-10-21
[patent_title] => Method for booting an electronic device
[patent_app_type] => utility
[patent_app_number] => 18/001555
[patent_app_country] => US
[patent_app_date] => 2021-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 0
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 336
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18001555
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/001555 | Method for booting an electronic device | Jul 13, 2021 | Issued |
Array
(
[id] => 17201868
[patent_doc_number] => 20210341963
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-04
[patent_title] => DATA STROBE MULTIPLEXER
[patent_app_type] => utility
[patent_app_number] => 17/373386
[patent_app_country] => US
[patent_app_date] => 2021-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 14784
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17373386
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/373386 | DATA STROBE MULTIPLEXER | Jul 11, 2021 | Abandoned |
Array
(
[id] => 19152589
[patent_doc_number] => 11977500
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-05-07
[patent_title] => Apparatus and method and computer program product for executing host input-output commands
[patent_app_type] => utility
[patent_app_number] => 17/360720
[patent_app_country] => US
[patent_app_date] => 2021-06-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 15
[patent_no_of_words] => 10044
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 576
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17360720
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/360720 | Apparatus and method and computer program product for executing host input-output commands | Jun 27, 2021 | Issued |
Array
(
[id] => 19293150
[patent_doc_number] => 12032503
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-07-09
[patent_title] => Electronic apparatus and signal switching method
[patent_app_type] => utility
[patent_app_number] => 17/359355
[patent_app_country] => US
[patent_app_date] => 2021-06-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 12
[patent_no_of_words] => 8781
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 393
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17359355
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/359355 | Electronic apparatus and signal switching method | Jun 24, 2021 | Issued |
Array
(
[id] => 18997696
[patent_doc_number] => 11914538
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-02-27
[patent_title] => Semiconductor apparatus and transfer method
[patent_app_type] => utility
[patent_app_number] => 17/352406
[patent_app_country] => US
[patent_app_date] => 2021-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 8118
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 254
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17352406
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/352406 | Semiconductor apparatus and transfer method | Jun 20, 2021 | Issued |
Array
(
[id] => 18554141
[patent_doc_number] => 20230252154
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2023-08-10
[patent_title] => BOOTING DEVICE FOR A COMPUTER ELEMENT AND METHOD FOR BOOTING A COMPUTER ELEMENT
[patent_app_type] => utility
[patent_app_number] => 18/012650
[patent_app_country] => US
[patent_app_date] => 2021-06-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5786
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18012650
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/012650 | BOOTING DEVICE FOR A COMPUTER ELEMENT AND METHOD FOR BOOTING A COMPUTER ELEMENT | Jun 16, 2021 | Pending |
Array
(
[id] => 17143889
[patent_doc_number] => 20210311902
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-07
[patent_title] => SERIAL BUS REPEATER WITH LOW POWER STATE DETECTION
[patent_app_type] => utility
[patent_app_number] => 17/348813
[patent_app_country] => US
[patent_app_date] => 2021-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4115
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17348813
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/348813 | Serial bus repeater with low power state detection | Jun 15, 2021 | Issued |
Array
(
[id] => 17947978
[patent_doc_number] => 20220334997
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-20
[patent_title] => Multiple Independent On-chip Interconnect
[patent_app_type] => utility
[patent_app_number] => 17/337805
[patent_app_country] => US
[patent_app_date] => 2021-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12338
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17337805
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/337805 | Multiple independent on-chip interconnect | Jun 2, 2021 | Issued |
Array
(
[id] => 17535167
[patent_doc_number] => 20220113776
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-14
[patent_title] => METHOD AND SYSTEM FOR TEMPERATURE-AWARE POWER REDISTRIBUTION IN A MULTI-PORT POWER SOURCING DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/338644
[patent_app_country] => US
[patent_app_date] => 2021-06-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6480
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 205
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17338644
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/338644 | Method and system for temperature-aware power redistribution in a multi-port power sourcing device | Jun 2, 2021 | Issued |
Array
(
[id] => 18606652
[patent_doc_number] => 11748116
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-09-05
[patent_title] => Managing virtual services in an information handling system
[patent_app_type] => utility
[patent_app_number] => 17/335713
[patent_app_country] => US
[patent_app_date] => 2021-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 3
[patent_no_of_words] => 6377
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17335713
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/335713 | Managing virtual services in an information handling system | May 31, 2021 | Issued |
Array
(
[id] => 17947977
[patent_doc_number] => 20220334996
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-20
[patent_title] => INTERFACE SWITCHING APPARATUS, COMMUNICATION DEVICE, AND INTERFACE SWITCHING METHOD
[patent_app_type] => utility
[patent_app_number] => 17/762013
[patent_app_country] => US
[patent_app_date] => 2021-05-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5316
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17762013
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/762013 | Interface switching apparatus, communication device, and interface switching method | May 16, 2021 | Issued |
Array
(
[id] => 18261922
[patent_doc_number] => 11609622
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-03-21
[patent_title] => Ground and supply cable compensation architecture for USB power delivery subsystem
[patent_app_type] => utility
[patent_app_number] => 17/318906
[patent_app_country] => US
[patent_app_date] => 2021-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 6
[patent_no_of_words] => 9734
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17318906
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/318906 | Ground and supply cable compensation architecture for USB power delivery subsystem | May 11, 2021 | Issued |
Array
(
[id] => 17940514
[patent_doc_number] => 11474969
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2022-10-18
[patent_title] => Methods and apparatus for providing a serializer and deserializer (SERDES) block facilitating high-speed data transmissions for a field-programmable gate array (FPGA)
[patent_app_type] => utility
[patent_app_number] => 17/318841
[patent_app_country] => US
[patent_app_date] => 2021-05-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 11944
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17318841
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/318841 | Methods and apparatus for providing a serializer and deserializer (SERDES) block facilitating high-speed data transmissions for a field-programmable gate array (FPGA) | May 11, 2021 | Issued |
Array
(
[id] => 19045136
[patent_doc_number] => 11934245
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-03-19
[patent_title] => Microcontroller energy profiler
[patent_app_type] => utility
[patent_app_number] => 17/317528
[patent_app_country] => US
[patent_app_date] => 2021-05-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 16
[patent_no_of_words] => 8356
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 184
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17317528
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/317528 | Microcontroller energy profiler | May 10, 2021 | Issued |
Array
(
[id] => 18248162
[patent_doc_number] => 11604751
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2023-03-14
[patent_title] => Optimizing hardware design throughput by latency aware balancing of re-convergent paths
[patent_app_type] => utility
[patent_app_number] => 17/316584
[patent_app_country] => US
[patent_app_date] => 2021-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 7401
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 186
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17316584
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/316584 | Optimizing hardware design throughput by latency aware balancing of re-convergent paths | May 9, 2021 | Issued |
Array
(
[id] => 17172523
[patent_doc_number] => 20210326193
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-21
[patent_title] => Processing System With Interspersed Processors DMA-FIFO
[patent_app_type] => utility
[patent_app_number] => 17/313162
[patent_app_country] => US
[patent_app_date] => 2021-05-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 19830
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17313162
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/313162 | Processing system with interspersed processors DMA-FIFO | May 5, 2021 | Issued |
Array
(
[id] => 19084742
[patent_doc_number] => 20240111543
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2024-04-04
[patent_title] => CONCURRENT EXECUTION AND COPY OF UPDATED BASIC INPUT/OUTPUT SYSTEM INSTRUCTIONS
[patent_app_type] => utility
[patent_app_number] => 18/554394
[patent_app_country] => US
[patent_app_date] => 2021-04-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 8263
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 46
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18554394
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/554394 | CONCURRENT EXECUTION AND COPY OF UPDATED BASIC INPUT/OUTPUT SYSTEM INSTRUCTIONS | Apr 27, 2021 | Pending |
Array
(
[id] => 17024230
[patent_doc_number] => 20210248101
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-08-12
[patent_title] => SIGNAL CHANNEL SWITCHING METHOD, DISPLAY TERMINAL AND COMPUTER-READABLE STORAGE MEDIUM
[patent_app_type] => utility
[patent_app_number] => 17/241407
[patent_app_country] => US
[patent_app_date] => 2021-04-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5574
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17241407
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/241407 | Signal channel switching method, display terminal and computer-readable storage medium | Apr 26, 2021 | Issued |