
Farley J. Abad
Examiner (ID: 5485, Phone: (571)270-3425 , Office: P/2181 )
| Most Active Art Unit | 2181 |
| Art Unit(s) | 2181 |
| Total Applications | 1109 |
| Issued Applications | 894 |
| Pending Applications | 94 |
| Abandoned Applications | 141 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 19375895
[patent_doc_number] => 12067465
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2024-08-20
[patent_title] => Instruction streaming for a machine learning accelerator
[patent_app_type] => utility
[patent_app_number] => 17/125993
[patent_app_country] => US
[patent_app_date] => 2020-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 6619
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17125993
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/125993 | Instruction streaming for a machine learning accelerator | Dec 16, 2020 | Issued |
Array
(
[id] => 17771130
[patent_doc_number] => 11403071
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-02
[patent_title] => Systems and methods for performing instructions to transpose rectangular tiles
[patent_app_type] => utility
[patent_app_number] => 17/121155
[patent_app_country] => US
[patent_app_date] => 2020-12-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 36
[patent_figures_cnt] => 45
[patent_no_of_words] => 24563
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17121155
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/121155 | Systems and methods for performing instructions to transpose rectangular tiles | Dec 13, 2020 | Issued |
Array
(
[id] => 18189457
[patent_doc_number] => 11580042
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-02-14
[patent_title] => Automated and intelligent data channel optimizers with sensitivity assessment
[patent_app_type] => utility
[patent_app_number] => 17/107576
[patent_app_country] => US
[patent_app_date] => 2020-11-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 10504
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 156
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17107576
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/107576 | Automated and intelligent data channel optimizers with sensitivity assessment | Nov 29, 2020 | Issued |
Array
(
[id] => 16690673
[patent_doc_number] => 20210073151
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-11
[patent_title] => PAGE-BASED REMOTE MEMORY ACCESS USING SYSTEM MEMORY INTERFACE NETWORK DEVICE
[patent_app_type] => utility
[patent_app_number] => 17/103602
[patent_app_country] => US
[patent_app_date] => 2020-11-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 22063
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 44
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17103602
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/103602 | Page-based remote memory access using system memory interface network device | Nov 23, 2020 | Issued |
Array
(
[id] => 17802475
[patent_doc_number] => 11416778
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-16
[patent_title] => Method and apparatus for hardware-accelerated machine learning
[patent_app_type] => utility
[patent_app_number] => 17/101495
[patent_app_country] => US
[patent_app_date] => 2020-11-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 60
[patent_figures_cnt] => 69
[patent_no_of_words] => 26039
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 163
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17101495
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/101495 | Method and apparatus for hardware-accelerated machine learning | Nov 22, 2020 | Issued |
Array
(
[id] => 17515528
[patent_doc_number] => 11294677
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-05
[patent_title] => Electronic device and control method thereof
[patent_app_type] => utility
[patent_app_number] => 17/098683
[patent_app_country] => US
[patent_app_date] => 2020-11-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 8602
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17098683
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/098683 | Electronic device and control method thereof | Nov 15, 2020 | Issued |
Array
(
[id] => 17956891
[patent_doc_number] => 11483010
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-10-25
[patent_title] => Output control circuit, method for transmitting data and electronic device
[patent_app_type] => utility
[patent_app_number] => 17/095606
[patent_app_country] => US
[patent_app_date] => 2020-11-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 14
[patent_no_of_words] => 9102
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 202
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17095606
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/095606 | Output control circuit, method for transmitting data and electronic device | Nov 10, 2020 | Issued |
Array
(
[id] => 16857414
[patent_doc_number] => 20210158159
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-27
[patent_title] => ELECTRONIC CIRCUIT, NEURAL NETWORK, AND NEURAL NETWORK LEARNING METHOD
[patent_app_type] => utility
[patent_app_number] => 17/092439
[patent_app_country] => US
[patent_app_date] => 2020-11-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6862
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17092439
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/092439 | ELECTRONIC CIRCUIT, NEURAL NETWORK, AND NEURAL NETWORK LEARNING METHOD | Nov 8, 2020 | Abandoned |
Array
(
[id] => 16690683
[patent_doc_number] => 20210073161
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-11
[patent_title] => TECHNOLOGIES FOR ESTABLISHING COMMUNICATION CHANNEL BETWEEN ACCELERATOR DEVICE KERNELS
[patent_app_type] => utility
[patent_app_number] => 17/088513
[patent_app_country] => US
[patent_app_date] => 2020-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15741
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17088513
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/088513 | Technologies for establishing communication channel between accelerator device kernels | Nov 2, 2020 | Issued |
Array
(
[id] => 16675722
[patent_doc_number] => 20210064488
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-04
[patent_title] => DISTRIBUTED STORAGE ACCESS USING VIRTUAL TARGET PORTAL GROUPS
[patent_app_type] => utility
[patent_app_number] => 17/080745
[patent_app_country] => US
[patent_app_date] => 2020-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12636
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17080745
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/080745 | Distributed storage access using virtual target portal groups | Oct 25, 2020 | Issued |
Array
(
[id] => 17565120
[patent_doc_number] => 20220129269
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-04-28
[patent_title] => Bit-Packed Array Processing Using SIMD
[patent_app_type] => utility
[patent_app_number] => 17/080282
[patent_app_country] => US
[patent_app_date] => 2020-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5202
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17080282
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/080282 | Bit-packed array processing using SIMD | Oct 25, 2020 | Issued |
Array
(
[id] => 16794761
[patent_doc_number] => 20210124578
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-29
[patent_title] => DATA PROCESSING SYSTEM AND OPERATION METHOD OF DATA PROCESSING SYSTEM
[patent_app_type] => utility
[patent_app_number] => 17/074872
[patent_app_country] => US
[patent_app_date] => 2020-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 34890
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17074872
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/074872 | Data processing system and operation method of data processing system | Oct 19, 2020 | Issued |
Array
(
[id] => 18275998
[patent_doc_number] => 11614942
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-03-28
[patent_title] => Reuse in-flight register data in a processor
[patent_app_type] => utility
[patent_app_number] => 17/074739
[patent_app_country] => US
[patent_app_date] => 2020-10-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 7
[patent_no_of_words] => 10617
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 144
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17074739
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/074739 | Reuse in-flight register data in a processor | Oct 19, 2020 | Issued |
Array
(
[id] => 17408845
[patent_doc_number] => 11249727
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-15
[patent_title] => Efficient matrix data format applicable for artificial neural network
[patent_app_type] => utility
[patent_app_number] => 17/073512
[patent_app_country] => US
[patent_app_date] => 2020-10-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 12
[patent_no_of_words] => 5424
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 204
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17073512
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/073512 | Efficient matrix data format applicable for artificial neural network | Oct 18, 2020 | Issued |
Array
(
[id] => 16630472
[patent_doc_number] => 20210049125
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-18
[patent_title] => Methods and Systems for Computing in Memory
[patent_app_type] => utility
[patent_app_number] => 17/072918
[patent_app_country] => US
[patent_app_date] => 2020-10-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4981
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17072918
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/072918 | Methods and systems for computing in memory | Oct 15, 2020 | Issued |
Array
(
[id] => 17507421
[patent_doc_number] => 20220100524
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-31
[patent_title] => SYSTEMS AND METHODS FOR MANAGEMENT OF DYNAMIC DEVICES
[patent_app_type] => utility
[patent_app_number] => 17/038563
[patent_app_country] => US
[patent_app_date] => 2020-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9055
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17038563
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/038563 | Systems and methods for management of dynamic devices | Sep 29, 2020 | Issued |
Array
(
[id] => 17884814
[patent_doc_number] => 20220300291
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-09-22
[patent_title] => Determining Expected Hash-Values in Functions with Control Flow
[patent_app_type] => utility
[patent_app_number] => 17/427406
[patent_app_country] => US
[patent_app_date] => 2020-09-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6804
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17427406
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/427406 | Determining expected hash-values in functions with control flow | Sep 29, 2020 | Issued |
Array
(
[id] => 17507420
[patent_doc_number] => 20220100523
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-03-31
[patent_title] => HARDWARE COHERENT COMPUTATIONAL EXPANSION MEMORY
[patent_app_type] => utility
[patent_app_number] => 17/035484
[patent_app_country] => US
[patent_app_date] => 2020-09-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7043
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17035484
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/035484 | Hardware coherent computational expansion memory | Sep 27, 2020 | Issued |
Array
(
[id] => 19794846
[patent_doc_number] => 12235793
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2025-02-25
[patent_title] => Programmable spatial array for matrix decomposition
[patent_app_type] => utility
[patent_app_number] => 18/017077
[patent_app_country] => US
[patent_app_date] => 2020-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 32
[patent_no_of_words] => 13285
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 82
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 18017077
[rel_patent_id] =>[rel_patent_doc_number] =>) 18/017077 | Programmable spatial array for matrix decomposition | Sep 24, 2020 | Issued |
Array
(
[id] => 17715238
[patent_doc_number] => 11379229
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-07-05
[patent_title] => Apparatus and method for adaptable and efficient lane-wise tensor processing
[patent_app_type] => utility
[patent_app_number] => 16/987838
[patent_app_country] => US
[patent_app_date] => 2020-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 41
[patent_figures_cnt] => 46
[patent_no_of_words] => 25374
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 158
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16987838
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/987838 | Apparatus and method for adaptable and efficient lane-wise tensor processing | Aug 6, 2020 | Issued |