
Farley J. Abad
Examiner (ID: 5485, Phone: (571)270-3425 , Office: P/2181 )
| Most Active Art Unit | 2181 |
| Art Unit(s) | 2181 |
| Total Applications | 1109 |
| Issued Applications | 894 |
| Pending Applications | 94 |
| Abandoned Applications | 141 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16722170
[patent_doc_number] => 20210089317
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-25
[patent_title] => INSTRUCTION PROCESSING APPARATUSES, PROCESSORS, AND PROCESSING METHODS
[patent_app_type] => utility
[patent_app_number] => 16/986781
[patent_app_country] => US
[patent_app_date] => 2020-08-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10416
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16986781
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/986781 | Instruction processing apparatuses, processors, and processing methods | Aug 5, 2020 | Issued |
Array
(
[id] => 17157852
[patent_doc_number] => 20210318903
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-14
[patent_title] => SYSTEM AND METHODS FOR HIERARCHICAL INLINE INTERRUPT SCHEME FOR EFFICIENT INTERRUPT PROPAGATION AND HANDLING
[patent_app_type] => utility
[patent_app_number] => 16/947448
[patent_app_country] => US
[patent_app_date] => 2020-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3195
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -22
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16947448
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/947448 | System and methods for hierarchical inline interrupt scheme for efficient interrupt propagation and handling | Jul 30, 2020 | Issued |
Array
(
[id] => 17387776
[patent_doc_number] => 20220035628
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-02-03
[patent_title] => EXTENDING FUSED MULTIPLY-ADD INSTRUCTIONS
[patent_app_type] => utility
[patent_app_number] => 16/942104
[patent_app_country] => US
[patent_app_date] => 2020-07-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4401
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 73
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16942104
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/942104 | Extending fused multiply-add instructions | Jul 28, 2020 | Issued |
Array
(
[id] => 16615711
[patent_doc_number] => 20210034364
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-04
[patent_title] => PROCESSING UNIT, PROCESSOR, PROCESSING SYSTEM, ELECTRONIC DEVICE AND PROCESSING METHOD
[patent_app_type] => utility
[patent_app_number] => 16/938231
[patent_app_country] => US
[patent_app_date] => 2020-07-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 13681
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 52
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16938231
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/938231 | PROCESSING UNIT, PROCESSOR, PROCESSING SYSTEM, ELECTRONIC DEVICE AND PROCESSING METHOD | Jul 23, 2020 | Abandoned |
Array
(
[id] => 17848704
[patent_doc_number] => 11438093
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-09-06
[patent_title] => Quality of service and streaming attributes for a data storage device
[patent_app_type] => utility
[patent_app_number] => 16/935034
[patent_app_country] => US
[patent_app_date] => 2020-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 8956
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 199
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16935034
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/935034 | Quality of service and streaming attributes for a data storage device | Jul 20, 2020 | Issued |
Array
(
[id] => 16615913
[patent_doc_number] => 20210034566
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-02-04
[patent_title] => Memory Network Processor
[patent_app_type] => utility
[patent_app_number] => 16/931864
[patent_app_country] => US
[patent_app_date] => 2020-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 22141
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16931864
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/931864 | Memory network processor | Jul 16, 2020 | Issued |
Array
(
[id] => 16722164
[patent_doc_number] => 20210089311
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-25
[patent_title] => SYSTEM, DEVICE, AND METHOD FOR OBTAINING INSTRUCTIONS FROM A VARIABLE-LENGTH INSTRUCTION SET
[patent_app_type] => utility
[patent_app_number] => 16/931932
[patent_app_country] => US
[patent_app_date] => 2020-07-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9071
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 61
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16931932
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/931932 | System, device, and method for obtaining instructions from a variable-length instruction set | Jul 16, 2020 | Issued |
Array
(
[id] => 17915614
[patent_doc_number] => 20220318010
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-10-06
[patent_title] => Physical Quantity Detection Device
[patent_app_type] => utility
[patent_app_number] => 17/628460
[patent_app_country] => US
[patent_app_date] => 2020-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5199
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -6
[patent_words_short_claim] => 22
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17628460
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/628460 | Physical quantity detection device | Jul 13, 2020 | Issued |
Array
(
[id] => 17636944
[patent_doc_number] => 11347668
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-05-31
[patent_title] => Unified cache for diverse memory traffic
[patent_app_type] => utility
[patent_app_number] => 16/921795
[patent_app_country] => US
[patent_app_date] => 2020-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 18
[patent_figures_cnt] => 22
[patent_no_of_words] => 12915
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16921795
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/921795 | Unified cache for diverse memory traffic | Jul 5, 2020 | Issued |
Array
(
[id] => 16722337
[patent_doc_number] => 20210089484
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-25
[patent_title] => MIXDTAPE - CASSETTE TAPE REPLICA RECORD/PLAYBACK DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/921423
[patent_app_country] => US
[patent_app_date] => 2020-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9646
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -11
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16921423
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/921423 | MIXDTAPE - CASSETTE TAPE REPLICA RECORD/PLAYBACK DEVICE | Jul 5, 2020 | Abandoned |
Array
(
[id] => 18218722
[patent_doc_number] => 11593664
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-02-28
[patent_title] => Method and computational tool for determining transfer functions between pairs of successive layers of a neural network
[patent_app_type] => utility
[patent_app_number] => 16/917414
[patent_app_country] => US
[patent_app_date] => 2020-06-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 3
[patent_no_of_words] => 4459
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 191
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16917414
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/917414 | Method and computational tool for determining transfer functions between pairs of successive layers of a neural network | Jun 29, 2020 | Issued |
Array
(
[id] => 16527360
[patent_doc_number] => 20200401440
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-24
[patent_title] => SYSTEMS, METHODS, AND APPARATUSES FOR HETEROGENEOUS COMPUTING
[patent_app_type] => utility
[patent_app_number] => 16/913265
[patent_app_country] => US
[patent_app_date] => 2020-06-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 93202
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -23
[patent_words_short_claim] => 37
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16913265
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/913265 | Systems, methods, and apparatuses for heterogeneous computing | Jun 25, 2020 | Issued |
Array
(
[id] => 16543032
[patent_doc_number] => 20200409447
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-31
[patent_title] => INFORMATION PROCESSING DEVICE, IMAGE FORMING APPARATUS, AND METHOD FOR CONTROLLING POWER SAVING
[patent_app_type] => utility
[patent_app_number] => 16/907444
[patent_app_country] => US
[patent_app_date] => 2020-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6123
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 352
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16907444
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/907444 | Information processing device, image forming apparatus, and method for controlling power saving | Jun 21, 2020 | Issued |
Array
(
[id] => 17294551
[patent_doc_number] => 20210390390
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-12-16
[patent_title] => MULTI-TASK LEARNING FRAMEWORK FOR MULTI-CONTEXT MACHINE LEARNING
[patent_app_type] => utility
[patent_app_number] => 16/902587
[patent_app_country] => US
[patent_app_date] => 2020-06-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10027
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 176
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16902587
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/902587 | Multi-task learning framework for multi-context machine learning | Jun 15, 2020 | Issued |
Array
(
[id] => 16856848
[patent_doc_number] => 20210157593
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-27
[patent_title] => METHODS AND SYSTEMS FOR FETCHING DATA FOR AN ACCELERATOR
[patent_app_type] => utility
[patent_app_number] => 16/901497
[patent_app_country] => US
[patent_app_date] => 2020-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 20017
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16901497
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/901497 | Methods and systems for fetching data for an accelerator | Jun 14, 2020 | Issued |
Array
(
[id] => 16577791
[patent_doc_number] => 20210012192
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-14
[patent_title] => ARITHMETIC PROCESSING APPARATUS, CONTROL METHOD, AND NON-TRANSITORY COMPUTER-READABLE RECORDING MEDIUM HAVING STORED THEREIN CONTROL PROGRAM
[patent_app_type] => utility
[patent_app_number] => 16/898493
[patent_app_country] => US
[patent_app_date] => 2020-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11437
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 135
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16898493
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/898493 | Arithmetic processing apparatus, control method, and non-transitory computer-readable recording medium having stored therein control program | Jun 10, 2020 | Issued |
Array
(
[id] => 17817202
[patent_doc_number] => 11422813
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-23
[patent_title] => Apparatus and method for segmenting a data stream of a physical layer
[patent_app_type] => utility
[patent_app_number] => 16/892686
[patent_app_country] => US
[patent_app_date] => 2020-06-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 14
[patent_no_of_words] => 5827
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 173
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16892686
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/892686 | Apparatus and method for segmenting a data stream of a physical layer | Jun 3, 2020 | Issued |
Array
(
[id] => 18218513
[patent_doc_number] => 11593454
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-02-28
[patent_title] => Matrix operation optimization mechanism
[patent_app_type] => utility
[patent_app_number] => 16/890122
[patent_app_country] => US
[patent_app_date] => 2020-06-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 44
[patent_figures_cnt] => 46
[patent_no_of_words] => 28118
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16890122
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/890122 | Matrix operation optimization mechanism | Jun 1, 2020 | Issued |
Array
(
[id] => 17187221
[patent_doc_number] => 20210334106
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-10-28
[patent_title] => Coarse-Grain Reconfigurable Array Processor with Concurrent Handling of Multiple Graphs on a Single Grid
[patent_app_type] => utility
[patent_app_number] => 16/889159
[patent_app_country] => US
[patent_app_date] => 2020-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7700
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -20
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16889159
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/889159 | Coarse-grain reconfigurable array processor with concurrent handling of multiple graphs on a single grid | May 31, 2020 | Issued |
Array
(
[id] => 16486154
[patent_doc_number] => 20200379759
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-12-03
[patent_title] => METHOD FOR GENERATING AND PROCESSING EXTENDED INSTRUCTION AND APPARATUS USING THE METHOD
[patent_app_type] => utility
[patent_app_number] => 16/888525
[patent_app_country] => US
[patent_app_date] => 2020-05-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6539
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -12
[patent_words_short_claim] => 72
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16888525
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/888525 | Method for generating and processing extended instruction and apparatus using the method | May 28, 2020 | Issued |