
Farun Lu
Examiner (ID: 17736, Phone: (571)270-0164 , Office: P/2898 )
| Most Active Art Unit | 2898 |
| Art Unit(s) | 2898 |
| Total Applications | 618 |
| Issued Applications | 575 |
| Pending Applications | 0 |
| Abandoned Applications | 47 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 15691411
[patent_doc_number] => 20200100369
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-03-26
[patent_title] => Solder-Pinning Metal Pads for Electronic Components
[patent_app_type] => utility
[patent_app_number] => 16/140883
[patent_app_country] => US
[patent_app_date] => 2018-09-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5615
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 22
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16140883
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/140883 | Solder-pinning metal pads for electronic components | Sep 24, 2018 | Issued |
Array
(
[id] => 14652341
[patent_doc_number] => 20190233299
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-08-01
[patent_title] => OXIDE SEMICONDUCTOR COMPOSITION, MANUFACTURING METHOD THEREOF, THIN FILM TRANSISTOR AND DISPLAY APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/344000
[patent_app_country] => US
[patent_app_date] => 2018-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4686
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 19
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16344000
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/344000 | Oxide semiconductor composition, manufacturing method thereof, thin film transistor and display apparatus | Sep 16, 2018 | Issued |
Array
(
[id] => 16330313
[patent_doc_number] => 20200301279
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-24
[patent_title] => THIN FILM CIRCUIT SUBSTRATE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/646905
[patent_app_country] => US
[patent_app_date] => 2018-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2071
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16646905
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/646905 | Thin film circuit substrate and manufacturing method thereof | Sep 12, 2018 | Issued |
Array
(
[id] => 16752573
[patent_doc_number] => 20210104585
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-04-08
[patent_title] => ORGANIC LIGHT-EMITTING DIODE DISPLAY SUBSTRATE, METHOD OF MANUFACTURING THE SAME, AND DISPLAY APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/462850
[patent_app_country] => US
[patent_app_date] => 2018-09-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7004
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 88
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16462850
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/462850 | Organic light-emitting diode display substrate, method of manufacturing the same, and display apparatus | Sep 3, 2018 | Issued |
Array
(
[id] => 15061699
[patent_doc_number] => 10461162
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-29
[patent_title] => Transistor device
[patent_app_type] => utility
[patent_app_number] => 16/119349
[patent_app_country] => US
[patent_app_date] => 2018-08-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 6319
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 325
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16119349
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/119349 | Transistor device | Aug 30, 2018 | Issued |
Array
(
[id] => 15250145
[patent_doc_number] => 10510601
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-12-17
[patent_title] => Method for reducing metal plug corrosion and device
[patent_app_type] => utility
[patent_app_number] => 16/114932
[patent_app_country] => US
[patent_app_date] => 2018-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 7584
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16114932
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/114932 | Method for reducing metal plug corrosion and device | Aug 27, 2018 | Issued |
Array
(
[id] => 15250825
[patent_doc_number] => 10510943
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-12-17
[patent_title] => Structure for an antenna chip for qubit annealing
[patent_app_type] => utility
[patent_app_number] => 16/115039
[patent_app_country] => US
[patent_app_date] => 2018-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 20
[patent_no_of_words] => 17426
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 110
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16115039
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/115039 | Structure for an antenna chip for qubit annealing | Aug 27, 2018 | Issued |
Array
(
[id] => 15985211
[patent_doc_number] => 10672945
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-02
[patent_title] => Method for manufacturing light emitting device
[patent_app_type] => utility
[patent_app_number] => 16/115489
[patent_app_country] => US
[patent_app_date] => 2018-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 23
[patent_no_of_words] => 6647
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 525
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16115489
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/115489 | Method for manufacturing light emitting device | Aug 27, 2018 | Issued |
Array
(
[id] => 15061463
[patent_doc_number] => 10461043
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-10-29
[patent_title] => Method of manufacturing an electromagnetic shield
[patent_app_type] => utility
[patent_app_number] => 16/115107
[patent_app_country] => US
[patent_app_date] => 2018-08-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 11
[patent_no_of_words] => 4709
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 273
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16115107
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/115107 | Method of manufacturing an electromagnetic shield | Aug 27, 2018 | Issued |
Array
(
[id] => 13598113
[patent_doc_number] => 20180350605
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-06
[patent_title] => HIGH ASPECT RATIO GATES
[patent_app_type] => utility
[patent_app_number] => 16/058409
[patent_app_country] => US
[patent_app_date] => 2018-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5299
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 120
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16058409
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/058409 | HIGH ASPECT RATIO GATES | Aug 7, 2018 | Abandoned |
Array
(
[id] => 13740475
[patent_doc_number] => 20180374707
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-27
[patent_title] => HIGH ASPECT RATIO GATES
[patent_app_type] => utility
[patent_app_number] => 16/058379
[patent_app_country] => US
[patent_app_date] => 2018-08-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5299
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 241
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16058379
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/058379 | High aspect ratio gates | Aug 7, 2018 | Issued |
Array
(
[id] => 15791953
[patent_doc_number] => 10629709
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-21
[patent_title] => Punch through stopper in bulk finFET device
[patent_app_type] => utility
[patent_app_number] => 16/056940
[patent_app_country] => US
[patent_app_date] => 2018-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 16
[patent_no_of_words] => 7793
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 143
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16056940
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/056940 | Punch through stopper in bulk finFET device | Aug 6, 2018 | Issued |
Array
(
[id] => 13598109
[patent_doc_number] => 20180350603
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-12-06
[patent_title] => SEMICONDUCTOR DEVICE WITH SELF-ALIGNED CARBON NANOTUBE GATE
[patent_app_type] => utility
[patent_app_number] => 16/042405
[patent_app_country] => US
[patent_app_date] => 2018-07-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3226
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16042405
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/042405 | Semiconductor device with self-aligned carbon nanotube gate | Jul 22, 2018 | Issued |
Array
(
[id] => 15370079
[patent_doc_number] => 20200020804
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-16
[patent_title] => Forming Bottom Source and Drain Extension on Vertical Transport FET (VTFET)
[patent_app_type] => utility
[patent_app_number] => 16/033994
[patent_app_country] => US
[patent_app_date] => 2018-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4977
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16033994
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/033994 | Forming bottom source and drain extension on vertical transport FET (VTFET) | Jul 11, 2018 | Issued |
Array
(
[id] => 13832779
[patent_doc_number] => 20190019874
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-01-17
[patent_title] => Low Thickness Dependent Work-Function nMOS Integration For Metal Gate
[patent_app_type] => utility
[patent_app_number] => 16/033880
[patent_app_country] => US
[patent_app_date] => 2018-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3801
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 71
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16033880
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/033880 | Low thickness dependent work-function nMOS integration for metal gate | Jul 11, 2018 | Issued |
Array
(
[id] => 14317457
[patent_doc_number] => 20190148432
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-16
[patent_title] => IMAGE SENSOR AND METHOD FOR FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/033757
[patent_app_country] => US
[patent_app_date] => 2018-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6949
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 56
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16033757
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/033757 | Image sensor and method for fabricating the same | Jul 11, 2018 | Issued |
Array
(
[id] => 14981351
[patent_doc_number] => 10444584
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-15
[patent_title] => Array substrate and liquid crystal display device having array substrate
[patent_app_type] => utility
[patent_app_number] => 16/034160
[patent_app_country] => US
[patent_app_date] => 2018-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 3930
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16034160
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/034160 | Array substrate and liquid crystal display device having array substrate | Jul 11, 2018 | Issued |
Array
(
[id] => 15370061
[patent_doc_number] => 20200020795
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-01-16
[patent_title] => SELF-ALIGNED GATE CUT FOR OPTIMAL POWER AND ROUTING
[patent_app_type] => utility
[patent_app_number] => 16/033597
[patent_app_country] => US
[patent_app_date] => 2018-07-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2500
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -8
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16033597
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/033597 | SELF-ALIGNED GATE CUT FOR OPTIMAL POWER AND ROUTING | Jul 11, 2018 | Abandoned |
Array
(
[id] => 15733363
[patent_doc_number] => 10615116
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-07
[patent_title] => Surface nitridation in metal interconnects
[patent_app_type] => utility
[patent_app_number] => 16/014362
[patent_app_country] => US
[patent_app_date] => 2018-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 3642
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 118
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16014362
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/014362 | Surface nitridation in metal interconnects | Jun 20, 2018 | Issued |
Array
(
[id] => 14769255
[patent_doc_number] => 10396029
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-08-27
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/005022
[patent_app_country] => US
[patent_app_date] => 2018-06-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 28
[patent_figures_cnt] => 34
[patent_no_of_words] => 33881
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 273
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16005022
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/005022 | Semiconductor device | Jun 10, 2018 | Issued |