
Farun Lu
Examiner (ID: 10490, Phone: (571)270-0164 , Office: P/2898 )
| Most Active Art Unit | 2898 |
| Art Unit(s) | 2898 |
| Total Applications | 618 |
| Issued Applications | 575 |
| Pending Applications | 0 |
| Abandoned Applications | 47 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 12263750
[patent_doc_number] => 20180082946
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-22
[patent_title] => 'SURFACE NITRIDATION IN METAL INTERCONNECTS'
[patent_app_type] => utility
[patent_app_number] => 15/797539
[patent_app_country] => US
[patent_app_date] => 2017-10-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3709
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15797539
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/797539 | Surface nitridation in metal interconnects | Oct 29, 2017 | Issued |
Array
(
[id] => 12209669
[patent_doc_number] => 20180054895
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-02-22
[patent_title] => 'POWER DECOUPLING ATTACHMENT'
[patent_app_type] => utility
[patent_app_number] => 15/796121
[patent_app_country] => US
[patent_app_date] => 2017-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 2670
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15796121
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/796121 | Power decoupling attachment | Oct 26, 2017 | Issued |
Array
(
[id] => 13293101
[patent_doc_number] => 10157751
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2018-12-18
[patent_title] => Method for manufacturing semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/794262
[patent_app_country] => US
[patent_app_date] => 2017-10-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 20
[patent_no_of_words] => 5266
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15794262
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/794262 | Method for manufacturing semiconductor device | Oct 25, 2017 | Issued |
Array
(
[id] => 14769491
[patent_doc_number] => 10396149
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-08-27
[patent_title] => Semiconductor device and method of manufacturing semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/793202
[patent_app_country] => US
[patent_app_date] => 2017-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 13
[patent_no_of_words] => 6282
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 345
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15793202
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/793202 | Semiconductor device and method of manufacturing semiconductor device | Oct 24, 2017 | Issued |
Array
(
[id] => 12693469
[patent_doc_number] => 20180122989
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-05-03
[patent_title] => METHODS FOR GROWING LIGHT EMITTING DEVICES UNDER ULTRA-VIOLET ILLUMINATION
[patent_app_type] => utility
[patent_app_number] => 15/793723
[patent_app_country] => US
[patent_app_date] => 2017-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7509
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15793723
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/793723 | Methods for growing light emitting devices under ultra-violet illumination | Oct 24, 2017 | Issued |
Array
(
[id] => 12223505
[patent_doc_number] => 20180061864
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-01
[patent_title] => 'FIN-TYPE FIELD-EFFECT TRANSISTOR'
[patent_app_type] => utility
[patent_app_number] => 15/793289
[patent_app_country] => US
[patent_app_date] => 2017-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6020
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15793289
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/793289 | Fin-type field-effect transistor | Oct 24, 2017 | Issued |
Array
(
[id] => 14221783
[patent_doc_number] => 20190123276
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-25
[patent_title] => BARRIER MODULATED CELL STRUCTURES WITH INTRINSIC VERTICAL BIT LINE ARCHITECTURE
[patent_app_type] => utility
[patent_app_number] => 15/793247
[patent_app_country] => US
[patent_app_date] => 2017-10-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 15230
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -9
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15793247
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/793247 | Barrier modulated cell structures with intrinsic vertical bit line architecture | Oct 24, 2017 | Issued |
Array
(
[id] => 13146117
[patent_doc_number] => 10090399
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-02
[patent_title] => Semiconductor device and a manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 15/792423
[patent_app_country] => US
[patent_app_date] => 2017-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 41
[patent_figures_cnt] => 43
[patent_no_of_words] => 30597
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 472
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15792423
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/792423 | Semiconductor device and a manufacturing method thereof | Oct 23, 2017 | Issued |
Array
(
[id] => 12223416
[patent_doc_number] => 20180061777
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-03-01
[patent_title] => 'TILED-STRESS-ALLEVIATING PAD STRUCTURE'
[patent_app_type] => utility
[patent_app_number] => 15/791568
[patent_app_country] => US
[patent_app_date] => 2017-10-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 8397
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15791568
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/791568 | Tiled-stress-alleviating pad structure | Oct 23, 2017 | Issued |
Array
(
[id] => 14429819
[patent_doc_number] => 10319723
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-06-11
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/722016
[patent_app_country] => US
[patent_app_date] => 2017-10-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 38
[patent_no_of_words] => 19693
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 133
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15722016
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/722016 | Semiconductor device | Oct 1, 2017 | Issued |
Array
(
[id] => 12141222
[patent_doc_number] => 20180019305
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-18
[patent_title] => 'STACKED NANOWIRE DEVICE WIDTH ADJUSTMENT BY GAS CLUSTER ION BEAM (GCIB)'
[patent_app_type] => utility
[patent_app_number] => 15/717336
[patent_app_country] => US
[patent_app_date] => 2017-09-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 5412
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15717336
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/717336 | Stacked nanowire device width adjustment by gas cluster ion beam (GCIB) | Sep 26, 2017 | Issued |
Array
(
[id] => 12154856
[patent_doc_number] => 20180026120
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-25
[patent_title] => 'PUNCH THROUGH STOPPER IN BULK FINFET DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/715593
[patent_app_country] => US
[patent_app_date] => 2017-09-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8111
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15715593
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/715593 | Punch through stopper in bulk finFET device | Sep 25, 2017 | Issued |
Array
(
[id] => 12122565
[patent_doc_number] => 20180006151
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-04
[patent_title] => 'FORMATION OF A BOTTOM SOURCE-DRAIN FOR VERTICAL FIELD-EFFECT TRANSISTORS'
[patent_app_type] => utility
[patent_app_number] => 15/702878
[patent_app_country] => US
[patent_app_date] => 2017-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5650
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15702878
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/702878 | Formation of a bottom source-drain for vertical field-effect transistors | Sep 12, 2017 | Issued |
Array
(
[id] => 15906521
[patent_doc_number] => 20200152781
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-05-14
[patent_title] => SEMICONDUCTOR DEVICES WITH METAL CONTACTS INCLUDING CRYSTALLINE ALLOYS
[patent_app_type] => utility
[patent_app_number] => 16/631059
[patent_app_country] => US
[patent_app_date] => 2017-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9459
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16631059
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/631059 | Semiconductor devices with metal contacts including crystalline alloys | Sep 11, 2017 | Issued |
Array
(
[id] => 15046081
[patent_doc_number] => 20190334045
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-10-31
[patent_title] => PHOTODIODE DEVICE, PHOTODIODE DETECTOR AND METHODS OF FABRICATING THE SAME
[patent_app_type] => utility
[patent_app_number] => 16/343983
[patent_app_country] => US
[patent_app_date] => 2017-09-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6717
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -13
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16343983
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/343983 | Photodiode device, photodiode detector and methods of fabricating the same | Sep 11, 2017 | Issued |
Array
(
[id] => 12129484
[patent_doc_number] => 20180013070
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-11
[patent_title] => 'HETEROGENEOUS NANOSTRUCTURES FOR HIERARCHAL ASSEMBLY'
[patent_app_type] => utility
[patent_app_number] => 15/699527
[patent_app_country] => US
[patent_app_date] => 2017-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 4847
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15699527
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/699527 | Heterogeneous nanostructures for hierarchal assembly | Sep 7, 2017 | Issued |
Array
(
[id] => 16030883
[patent_doc_number] => 10677855
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-09
[patent_title] => Structure, method and system for measuring RIE lag depth
[patent_app_type] => utility
[patent_app_number] => 15/699094
[patent_app_country] => US
[patent_app_date] => 2017-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 4949
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15699094
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/699094 | Structure, method and system for measuring RIE lag depth | Sep 7, 2017 | Issued |
Array
(
[id] => 13435687
[patent_doc_number] => 20180269386
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-09-20
[patent_title] => MAGNETIC MEMORY DEVICE
[patent_app_type] => utility
[patent_app_number] => 15/691446
[patent_app_country] => US
[patent_app_date] => 2017-08-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5352
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 125
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15691446
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/691446 | Magnetic memory device | Aug 29, 2017 | Issued |
Array
(
[id] => 14955523
[patent_doc_number] => 10439041
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-10-08
[patent_title] => Fringe capacitance reduction for replacement gate CMOS
[patent_app_type] => utility
[patent_app_number] => 15/686449
[patent_app_country] => US
[patent_app_date] => 2017-08-25
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 11
[patent_no_of_words] => 1877
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15686449
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/686449 | Fringe capacitance reduction for replacement gate CMOS | Aug 24, 2017 | Issued |
Array
(
[id] => 13174251
[patent_doc_number] => 10103250
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-16
[patent_title] => Method of fabricating semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/677029
[patent_app_country] => US
[patent_app_date] => 2017-08-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 4908
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15677029
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/677029 | Method of fabricating semiconductor device | Aug 14, 2017 | Issued |