
Farun Lu
Examiner (ID: 10490, Phone: (571)270-0164 , Office: P/2898 )
| Most Active Art Unit | 2898 |
| Art Unit(s) | 2898 |
| Total Applications | 618 |
| Issued Applications | 575 |
| Pending Applications | 0 |
| Abandoned Applications | 47 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 13709365
[patent_doc_number] => 20170365637
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-12-21
[patent_title] => LIGHT-EMITTING ELEMENT HAVING A PLURALITY OF LIGHT-EMITTING STRUCTURES
[patent_app_type] => utility
[patent_app_number] => 15/675351
[patent_app_country] => US
[patent_app_date] => 2017-08-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4607
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 180
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15675351
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/675351 | Light-emitting element having a plurality of light-emitting structures | Aug 10, 2017 | Issued |
Array
(
[id] => 12033787
[patent_doc_number] => 20170323886
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-09
[patent_title] => 'METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/662541
[patent_app_country] => US
[patent_app_date] => 2017-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 7017
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15662541
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/662541 | Method of manufacturing semiconductor device | Jul 27, 2017 | Issued |
Array
(
[id] => 15218325
[patent_doc_number] => 20190371849
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-12-05
[patent_title] => LIGHT DETECTION DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/315708
[patent_app_country] => US
[patent_app_date] => 2017-07-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12844
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 178
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16315708
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/315708 | Light detection device | Jul 25, 2017 | Issued |
Array
(
[id] => 12033857
[patent_doc_number] => 20170323956
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-11-09
[patent_title] => 'PUNCH THROUGH STOPPER IN BULK FINFET DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/656326
[patent_app_country] => US
[patent_app_date] => 2017-07-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 10
[patent_no_of_words] => 8106
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15656326
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/656326 | Punch through stopper in bulk finFET device | Jul 20, 2017 | Issued |
Array
(
[id] => 14350121
[patent_doc_number] => 20190157033
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-23
[patent_title] => ELECTRON EMISSION ELEMENT, ELECTRIFICATION APPARATUS, AND IMAGE FORMING APPARATUS
[patent_app_type] => utility
[patent_app_number] => 16/316026
[patent_app_country] => US
[patent_app_date] => 2017-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11535
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 99
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16316026
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/316026 | Electron emission element, electrification apparatus, and image forming apparatus | Jul 13, 2017 | Issued |
Array
(
[id] => 14350731
[patent_doc_number] => 20190157338
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-23
[patent_title] => METHOD FOR MANUFACTURING A PHOTOSENSOR COMPRISING A STACK OF LAYERS PLACED ON TOP OF EACH OTHER
[patent_app_type] => utility
[patent_app_number] => 16/316010
[patent_app_country] => US
[patent_app_date] => 2017-07-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4288
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -10
[patent_words_short_claim] => 169
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16316010
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/316010 | Method for manufacturing a photosensor comprising a stack of layers placed on top of each other | Jul 5, 2017 | Issued |
Array
(
[id] => 14889187
[patent_doc_number] => 10424644
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-09-24
[patent_title] => Method of making a gallium nitride device
[patent_app_type] => utility
[patent_app_number] => 15/630102
[patent_app_country] => US
[patent_app_date] => 2017-06-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 25
[patent_no_of_words] => 11209
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 63
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15630102
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/630102 | Method of making a gallium nitride device | Jun 21, 2017 | Issued |
Array
(
[id] => 11983669
[patent_doc_number] => 20170287824
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-10-05
[patent_title] => 'DEVICE WITH PILLAR-SHAPED COMPONENTS'
[patent_app_type] => utility
[patent_app_number] => 15/628928
[patent_app_country] => US
[patent_app_date] => 2017-06-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 22
[patent_no_of_words] => 9319
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15628928
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/628928 | Device with pillar-shaped components | Jun 20, 2017 | Issued |
Array
(
[id] => 16034841
[patent_doc_number] => 10679852
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-09
[patent_title] => Multi-deposition process for high quality gallium nitride device manufacturing
[patent_app_type] => utility
[patent_app_number] => 15/621413
[patent_app_country] => US
[patent_app_date] => 2017-06-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7510
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 109
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15621413
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/621413 | Multi-deposition process for high quality gallium nitride device manufacturing | Jun 12, 2017 | Issued |
Array
(
[id] => 11974761
[patent_doc_number] => 20170278915
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-28
[patent_title] => 'ORGANIC LIGHT EMITTING DISPLAY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/620725
[patent_app_country] => US
[patent_app_date] => 2017-06-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 9369
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15620725
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/620725 | Organic light emitting display device | Jun 11, 2017 | Issued |
Array
(
[id] => 11967239
[patent_doc_number] => 20170271392
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-21
[patent_title] => 'Front-Side Imager Having a Reduced Dark Current on a SOI Substrate'
[patent_app_type] => utility
[patent_app_number] => 15/617748
[patent_app_country] => US
[patent_app_date] => 2017-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 1721
[patent_no_of_claims] => 22
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15617748
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/617748 | Front-Side Imager Having a Reduced Dark Current on a SOI Substrate | Jun 7, 2017 | Abandoned |
Array
(
[id] => 11967316
[patent_doc_number] => 20170271469
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-09-21
[patent_title] => 'Method of Fabricating a Semiconductor Device Having Modified Profile Metal Gate'
[patent_app_type] => utility
[patent_app_number] => 15/614274
[patent_app_country] => US
[patent_app_date] => 2017-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 7341
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15614274
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/614274 | Method of fabricating a semiconductor device having modified profile metal gate | Jun 4, 2017 | Issued |
Array
(
[id] => 11939674
[patent_doc_number] => 20170243824
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-24
[patent_title] => 'LOW RESISTANCE CONTACT STRUCTURES FOR TRENCH STRUCTURES'
[patent_app_type] => utility
[patent_app_number] => 15/591385
[patent_app_country] => US
[patent_app_date] => 2017-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 7378
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15591385
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/591385 | Low resistance contact structures for trench structures | May 9, 2017 | Issued |
Array
(
[id] => 11939765
[patent_doc_number] => 20170243915
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-24
[patent_title] => 'DEEP TRENCH ISOLATION SHRINKAGE METHOD FOR ENHANCED DEVICE PERFORMANCE'
[patent_app_type] => utility
[patent_app_number] => 15/591722
[patent_app_country] => US
[patent_app_date] => 2017-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 4902
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15591722
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/591722 | Deep trench isolation shrinkage method for enhanced device performance | May 9, 2017 | Issued |
Array
(
[id] => 14603793
[patent_doc_number] => 10355094
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-07-16
[patent_title] => Low resistance contact structures for trench structures
[patent_app_type] => utility
[patent_app_number] => 15/591396
[patent_app_country] => US
[patent_app_date] => 2017-05-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 7178
[patent_no_of_claims] => 10
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15591396
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/591396 | Low resistance contact structures for trench structures | May 9, 2017 | Issued |
Array
(
[id] => 14429811
[patent_doc_number] => 10319719
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-06-11
[patent_title] => Semiconductor device structure and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 15/589157
[patent_app_country] => US
[patent_app_date] => 2017-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 4253
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 337
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15589157
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/589157 | Semiconductor device structure and manufacturing method thereof | May 7, 2017 | Issued |
Array
(
[id] => 13121587
[patent_doc_number] => 10079149
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-09-18
[patent_title] => Semiconductor device with self-aligned carbon nanotube gate
[patent_app_type] => utility
[patent_app_number] => 15/588976
[patent_app_country] => US
[patent_app_date] => 2017-05-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 3210
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15588976
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/588976 | Semiconductor device with self-aligned carbon nanotube gate | May 7, 2017 | Issued |
Array
(
[id] => 13201821
[patent_doc_number] => 10115833
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-10-30
[patent_title] => Self-aligned heterojunction field effect transistor
[patent_app_type] => utility
[patent_app_number] => 15/497628
[patent_app_country] => US
[patent_app_date] => 2017-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 21
[patent_no_of_words] => 3692
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 134
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15497628
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/497628 | Self-aligned heterojunction field effect transistor | Apr 25, 2017 | Issued |
Array
(
[id] => 14429665
[patent_doc_number] => 10319646
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-06-11
[patent_title] => CMOS implementation of germanium and III-V nanowires and nanoribbons in gate-all-around architecture
[patent_app_type] => utility
[patent_app_number] => 15/498280
[patent_app_country] => US
[patent_app_date] => 2017-04-26
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 14
[patent_no_of_words] => 6391
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 151
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15498280
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/498280 | CMOS implementation of germanium and III-V nanowires and nanoribbons in gate-all-around architecture | Apr 25, 2017 | Issued |
Array
(
[id] => 13950799
[patent_doc_number] => 10211178
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-02-19
[patent_title] => Semiconductor device including built-in crack-arresting film structure
[patent_app_type] => utility
[patent_app_number] => 15/491329
[patent_app_country] => US
[patent_app_date] => 2017-04-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3225
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 137
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15491329
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/491329 | Semiconductor device including built-in crack-arresting film structure | Apr 18, 2017 | Issued |