
Fazli Erdem
Examiner (ID: 9525)
| Most Active Art Unit | 2826 |
| Art Unit(s) | 2812, 2826 |
| Total Applications | 1655 |
| Issued Applications | 1358 |
| Pending Applications | 127 |
| Abandoned Applications | 215 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 17166393
[patent_doc_number] => 11152506
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2021-10-19
[patent_title] => FinFET with lateral charge balance at the drain drift region
[patent_app_type] => utility
[patent_app_number] => 16/901798
[patent_app_country] => US
[patent_app_date] => 2020-06-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 8065
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 284
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16901798
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/901798 | FinFET with lateral charge balance at the drain drift region | Jun 14, 2020 | Issued |
Array
(
[id] => 17093058
[patent_doc_number] => 11121256
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-09-14
[patent_title] => Semiconductor device integrating backside power grid and related integrated circuit and fabrication method
[patent_app_type] => utility
[patent_app_number] => 16/894228
[patent_app_country] => US
[patent_app_date] => 2020-06-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 14521
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16894228
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/894228 | Semiconductor device integrating backside power grid and related integrated circuit and fabrication method | Jun 4, 2020 | Issued |
Array
(
[id] => 16316332
[patent_doc_number] => 20200295070
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-17
[patent_title] => HYBRID BONDED STRUCTURE
[patent_app_type] => utility
[patent_app_number] => 16/888862
[patent_app_country] => US
[patent_app_date] => 2020-06-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6760
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16888862
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/888862 | Hybrid bonded structure | May 31, 2020 | Issued |
Array
(
[id] => 17803217
[patent_doc_number] => 11417528
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-08-16
[patent_title] => Method of manufacturing a semiconductor device and semiconductor wafer
[patent_app_type] => utility
[patent_app_number] => 16/884442
[patent_app_country] => US
[patent_app_date] => 2020-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 12
[patent_no_of_words] => 6692
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16884442
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/884442 | Method of manufacturing a semiconductor device and semiconductor wafer | May 26, 2020 | Issued |
Array
(
[id] => 16789438
[patent_doc_number] => 10991878
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-27
[patent_title] => Manufacturing method of semiconductor device
[patent_app_type] => utility
[patent_app_number] => 16/885233
[patent_app_country] => US
[patent_app_date] => 2020-05-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3955
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 122
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16885233
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/885233 | Manufacturing method of semiconductor device | May 26, 2020 | Issued |
Array
(
[id] => 16301288
[patent_doc_number] => 20200287011
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-09-10
[patent_title] => CONTACT RESISTANCE REDUCTION EMPLOYING GERMANIUM OVERLAYER PRE-CONTACT METALIZATION
[patent_app_type] => utility
[patent_app_number] => 16/881541
[patent_app_country] => US
[patent_app_date] => 2020-05-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10198
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16881541
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/881541 | Contact resistance reduction employing germanium overlayer pre-contact metalization | May 21, 2020 | Issued |
Array
(
[id] => 17780303
[patent_doc_number] => 20220246653
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-08-04
[patent_title] => SOLID-STATE IMAGING ELEMENT AND SOLID-STATE IMAGING ELEMENT MANUFACTURING METHOD
[patent_app_type] => utility
[patent_app_number] => 17/618562
[patent_app_country] => US
[patent_app_date] => 2020-05-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 18966
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -29
[patent_words_short_claim] => 187
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17618562
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/618562 | Solid-state imaging element and solid-state imaging element manufacturing method | May 18, 2020 | Issued |
Array
(
[id] => 16677602
[patent_doc_number] => 20210066368
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-03-04
[patent_title] => Semiconductor Package
[patent_app_type] => utility
[patent_app_number] => 16/876668
[patent_app_country] => US
[patent_app_date] => 2020-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6709
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16876668
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/876668 | Bonding interconnection structure of image sensor semiconductor package | May 17, 2020 | Issued |
Array
(
[id] => 17752915
[patent_doc_number] => 20220231120
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-07-21
[patent_title] => TRANSISTOR CELL INCLUDING AN IMPLANTED EXPANSION REGION
[patent_app_type] => utility
[patent_app_number] => 17/595778
[patent_app_country] => US
[patent_app_date] => 2020-05-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2364
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17595778
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/595778 | TRANSISTOR CELL INCLUDING AN IMPLANTED EXPANSION REGION | May 17, 2020 | Abandoned |
Array
(
[id] => 17424485
[patent_doc_number] => 11257949
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-22
[patent_title] => Transistor devices and methods of forming transistor devices
[patent_app_type] => utility
[patent_app_number] => 16/874708
[patent_app_country] => US
[patent_app_date] => 2020-05-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 19
[patent_no_of_words] => 6041
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16874708
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/874708 | Transistor devices and methods of forming transistor devices | May 14, 2020 | Issued |
Array
(
[id] => 17166388
[patent_doc_number] => 11152501
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-10-19
[patent_title] => Semiconductor device
[patent_app_type] => utility
[patent_app_number] => 15/931515
[patent_app_country] => US
[patent_app_date] => 2020-05-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 58
[patent_no_of_words] => 17166
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 250
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15931515
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/931515 | Semiconductor device | May 12, 2020 | Issued |
Array
(
[id] => 18137391
[patent_doc_number] => 11563080
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2023-01-24
[patent_title] => Trenched power device with segmented trench and shielding
[patent_app_type] => utility
[patent_app_number] => 16/863399
[patent_app_country] => US
[patent_app_date] => 2020-04-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 29
[patent_no_of_words] => 12718
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 91
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16863399
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/863399 | Trenched power device with segmented trench and shielding | Apr 29, 2020 | Issued |
Array
(
[id] => 16560564
[patent_doc_number] => 20210005713
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-01-07
[patent_title] => SEMICONDUCTOR DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/861754
[patent_app_country] => US
[patent_app_date] => 2020-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 5966
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -5
[patent_words_short_claim] => 175
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16861754
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/861754 | Semiconductor device | Apr 28, 2020 | Issued |
Array
(
[id] => 17203606
[patent_doc_number] => 20210343701
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-11-04
[patent_title] => CIRCUIT THAT PREVENTS DEVICE BODY DIODE CONDUCTION
[patent_app_type] => utility
[patent_app_number] => 16/861274
[patent_app_country] => US
[patent_app_date] => 2020-04-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 2583
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 94
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16861274
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/861274 | CIRCUIT THAT PREVENTS DEVICE BODY DIODE CONDUCTION | Apr 28, 2020 | Abandoned |
Array
(
[id] => 17583190
[patent_doc_number] => 20220140045
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2022-05-05
[patent_title] => DISPLAY PANEL, DISPLAY MODULE, AND ELECTRONIC DEVICE
[patent_app_type] => utility
[patent_app_number] => 16/956590
[patent_app_country] => US
[patent_app_date] => 2020-04-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 3592
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 142
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16956590
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/956590 | Display panel, display module, and electronic device | Apr 13, 2020 | Issued |
Array
(
[id] => 16210642
[patent_doc_number] => 20200243632
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-30
[patent_title] => DISPLAY DEVICE AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/843489
[patent_app_country] => US
[patent_app_date] => 2020-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 12469
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -7
[patent_words_short_claim] => 132
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16843489
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/843489 | Display device and manufacturing method thereof | Apr 7, 2020 | Issued |
Array
(
[id] => 16190582
[patent_doc_number] => 20200231431
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2020-07-23
[patent_title] => SEMICONDUCTOR MANUFACTURING METHOD AND STRUCTURE THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/843740
[patent_app_country] => US
[patent_app_date] => 2020-04-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9812
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 76
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16843740
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/843740 | Semiconductor manufacturing method and structure thereof | Apr 7, 2020 | Issued |
Array
(
[id] => 17683520
[patent_doc_number] => 11367785
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-06-21
[patent_title] => Lateral insulated gate bipolar transistor with low turn-on overshoot current
[patent_app_type] => utility
[patent_app_number] => 17/606216
[patent_app_country] => US
[patent_app_date] => 2020-03-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 4077
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 415
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17606216
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/606216 | Lateral insulated gate bipolar transistor with low turn-on overshoot current | Mar 30, 2020 | Issued |
Array
(
[id] => 17559166
[patent_doc_number] => 11315888
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-04-26
[patent_title] => Array substrate, display panel, and manufacturing method of array substrate
[patent_app_type] => utility
[patent_app_number] => 16/756151
[patent_app_country] => US
[patent_app_date] => 2020-03-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 3316
[patent_no_of_claims] => 8
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 150
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16756151
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/756151 | Array substrate, display panel, and manufacturing method of array substrate | Mar 16, 2020 | Issued |
Array
(
[id] => 17407888
[patent_doc_number] => 11248764
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-02-15
[patent_title] => Lighting device
[patent_app_type] => utility
[patent_app_number] => 16/819656
[patent_app_country] => US
[patent_app_date] => 2020-03-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 47
[patent_no_of_words] => 23628
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 80
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16819656
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/819656 | Lighting device | Mar 15, 2020 | Issued |