
Fazli Erdem
Examiner (ID: 9525)
| Most Active Art Unit | 2826 |
| Art Unit(s) | 2812, 2826 |
| Total Applications | 1655 |
| Issued Applications | 1358 |
| Pending Applications | 127 |
| Abandoned Applications | 215 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 16653513
[patent_doc_number] => 10930706
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-23
[patent_title] => Reducing RRAM relaxation in crossbar arrays for low current applications
[patent_app_type] => utility
[patent_app_number] => 16/392227
[patent_app_country] => US
[patent_app_date] => 2019-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 12
[patent_no_of_words] => 4291
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 114
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16392227
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/392227 | Reducing RRAM relaxation in crossbar arrays for low current applications | Apr 22, 2019 | Issued |
Array
(
[id] => 15150951
[patent_doc_number] => 20190353953
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-21
[patent_title] => Display Device
[patent_app_type] => utility
[patent_app_number] => 16/392271
[patent_app_country] => US
[patent_app_date] => 2019-04-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7202
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 149
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16392271
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/392271 | Display device | Apr 22, 2019 | Issued |
Array
(
[id] => 15984833
[patent_doc_number] => 10672755
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-06-02
[patent_title] => Conductive layer structures for substrates
[patent_app_type] => utility
[patent_app_number] => 16/379811
[patent_app_country] => US
[patent_app_date] => 2019-04-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 23
[patent_no_of_words] => 7148
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 85
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16379811
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/379811 | Conductive layer structures for substrates | Apr 9, 2019 | Issued |
Array
(
[id] => 16775581
[patent_doc_number] => 10986725
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-04-20
[patent_title] => Light-emitting module and display device
[patent_app_type] => utility
[patent_app_number] => 16/373945
[patent_app_country] => US
[patent_app_date] => 2019-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 23
[patent_no_of_words] => 7023
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16373945
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/373945 | Light-emitting module and display device | Apr 2, 2019 | Issued |
Array
(
[id] => 16536533
[patent_doc_number] => 10879146
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-12-29
[patent_title] => Electronic component and manufacturing method thereof
[patent_app_type] => utility
[patent_app_number] => 16/373253
[patent_app_country] => US
[patent_app_date] => 2019-04-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 65
[patent_figures_cnt] => 80
[patent_no_of_words] => 33570
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 207
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16373253
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/373253 | Electronic component and manufacturing method thereof | Apr 1, 2019 | Issued |
Array
(
[id] => 14587905
[patent_doc_number] => 20190221561
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-07-18
[patent_title] => INTEGRATED CIRCUITS AND DEVICES WITH INTERLEAVED TRANSISTOR ELEMENTS, AND METHODS OF THEIR FABRICATION
[patent_app_type] => utility
[patent_app_number] => 16/358809
[patent_app_country] => US
[patent_app_date] => 2019-03-20
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11677
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 159
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16358809
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/358809 | Integrated circuits and devices with interleaved transistor elements, and methods of their fabrication | Mar 19, 2019 | Issued |
Array
(
[id] => 16410174
[patent_doc_number] => 10818743
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-10-27
[patent_title] => Display apparatus and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/357970
[patent_app_country] => US
[patent_app_date] => 2019-03-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 21
[patent_no_of_words] => 10575
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 233
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16357970
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/357970 | Display apparatus and method of manufacturing the same | Mar 18, 2019 | Issued |
Array
(
[id] => 16850779
[patent_doc_number] => 20210151524
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2021-05-20
[patent_title] => DISPLAY PANEL AND MANUFACTURING METHOD THEREOF
[patent_app_type] => utility
[patent_app_number] => 16/642580
[patent_app_country] => US
[patent_app_date] => 2018-03-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 11514
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -19
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16642580
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/642580 | Display panel and manufacturing method thereof | Mar 17, 2019 | Issued |
Array
(
[id] => 14476205
[patent_doc_number] => 20190189751
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-20
[patent_title] => HIGH DOSE ANTIMONY IMPLANT THROUGH SCREEN LAYER FOR N-TYPE BURIED LAYER INTEGRATION
[patent_app_type] => utility
[patent_app_number] => 16/282374
[patent_app_country] => US
[patent_app_date] => 2019-02-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 4798
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -14
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16282374
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/282374 | HIGH DOSE ANTIMONY IMPLANT THROUGH SCREEN LAYER FOR N-TYPE BURIED LAYER INTEGRATION | Feb 21, 2019 | Abandoned |
Array
(
[id] => 17848118
[patent_doc_number] => 11437505
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-09-06
[patent_title] => Semiconductor device and power conversion device
[patent_app_type] => utility
[patent_app_number] => 16/968233
[patent_app_country] => US
[patent_app_date] => 2019-02-19
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 34
[patent_no_of_words] => 16332
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 174
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16968233
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/968233 | Semiconductor device and power conversion device | Feb 18, 2019 | Issued |
Array
(
[id] => 15733805
[patent_doc_number] => 10615341
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-04-07
[patent_title] => Semiconductor devices and methods of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/277685
[patent_app_country] => US
[patent_app_date] => 2019-02-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 29
[patent_figures_cnt] => 37
[patent_no_of_words] => 19225
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 192
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16277685
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/277685 | Semiconductor devices and methods of manufacturing the same | Feb 14, 2019 | Issued |
Array
(
[id] => 14413881
[patent_doc_number] => 20190172784
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-06-06
[patent_title] => MULTI TERMINAL CAPACITOR WITHIN INPUT OUTPUT PATH OF SEMICONDUCTOR PACKAGE INTERCONNECT
[patent_app_type] => utility
[patent_app_number] => 16/269730
[patent_app_country] => US
[patent_app_date] => 2019-02-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7563
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 106
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16269730
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/269730 | Multi terminal capacitor within input output path of semiconductor package interconnect | Feb 6, 2019 | Issued |
Array
(
[id] => 16835439
[patent_doc_number] => 11011701
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-05-18
[patent_title] => Switching device formed from correlated electron material
[patent_app_type] => utility
[patent_app_number] => 16/259917
[patent_app_country] => US
[patent_app_date] => 2019-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 19
[patent_no_of_words] => 12301
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 93
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16259917
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/259917 | Switching device formed from correlated electron material | Jan 27, 2019 | Issued |
Array
(
[id] => 16865833
[patent_doc_number] => 11024586
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-06-01
[patent_title] => Semiconductor device package and method of manufacturing the same
[patent_app_type] => utility
[patent_app_number] => 16/254382
[patent_app_country] => US
[patent_app_date] => 2019-01-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 33
[patent_figures_cnt] => 33
[patent_no_of_words] => 4889
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16254382
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/254382 | Semiconductor device package and method of manufacturing the same | Jan 21, 2019 | Issued |
Array
(
[id] => 17941864
[patent_doc_number] => 11476326
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2022-10-18
[patent_title] => Semiconductor device and method of manufacturing semiconductor device
[patent_app_type] => utility
[patent_app_number] => 17/423966
[patent_app_country] => US
[patent_app_date] => 2019-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 20
[patent_figures_cnt] => 36
[patent_no_of_words] => 10073
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 221
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 17423966
[rel_patent_id] =>[rel_patent_doc_number] =>) 17/423966 | Semiconductor device and method of manufacturing semiconductor device | Jan 20, 2019 | Issued |
Array
(
[id] => 14285409
[patent_doc_number] => 20190139989
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-05-09
[patent_title] => Ultra High Density Thin Film Transistor Substrate Having Low Line Resistance Structure and Method for Manufacturing the Same
[patent_app_type] => utility
[patent_app_number] => 16/235639
[patent_app_country] => US
[patent_app_date] => 2018-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 6617
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -15
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16235639
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/235639 | Ultra high density thin film transistor substrate having low line resistance structure and method for manufacturing the same | Dec 27, 2018 | Issued |
Array
(
[id] => 16653591
[patent_doc_number] => 10930784
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-02-23
[patent_title] => FETs and methods for forming the same
[patent_app_type] => utility
[patent_app_number] => 16/230245
[patent_app_country] => US
[patent_app_date] => 2018-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 43
[patent_figures_cnt] => 92
[patent_no_of_words] => 14801
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 100
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16230245
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/230245 | FETs and methods for forming the same | Dec 20, 2018 | Issued |
Array
(
[id] => 14221593
[patent_doc_number] => 20190123181
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-04-25
[patent_title] => FinFET Devices and Methods of Forming
[patent_app_type] => utility
[patent_app_number] => 16/230333
[patent_app_country] => US
[patent_app_date] => 2018-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9985
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 74
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16230333
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/230333 | FinFET devices and methods of forming | Dec 20, 2018 | Issued |
Array
(
[id] => 15093199
[patent_doc_number] => 20190341411
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2019-11-07
[patent_title] => IMAGE SENSOR INCLUDING AN EXTRA TRANSFER GATE AND AN EXTRA FLOATING DIFFUSION REGION
[patent_app_type] => utility
[patent_app_number] => 16/219461
[patent_app_country] => US
[patent_app_date] => 2018-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 10585
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -18
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16219461
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/219461 | Image sensor including an extra transfer gate and an extra floating diffusion region | Dec 12, 2018 | Issued |
Array
(
[id] => 16668505
[patent_doc_number] => 10937763
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2021-03-02
[patent_title] => Semiconductor leadframes and packages with solder dams and related methods
[patent_app_type] => utility
[patent_app_number] => 16/218835
[patent_app_country] => US
[patent_app_date] => 2018-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 19
[patent_figures_cnt] => 34
[patent_no_of_words] => 15245
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 16218835
[rel_patent_id] =>[rel_patent_doc_number] =>) 16/218835 | Semiconductor leadframes and packages with solder dams and related methods | Dec 12, 2018 | Issued |