Fernando L. Toledo

Array ( [id] => 7270011 [patent_doc_number] => 20040058529 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-03-25 [patent_title] => 'Method of depositing a layer' [patent_app_type] => new [patent_app_number] => 10/654404 [patent_app_country] => US [patent_app_date] => 2003-09-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 0 [patent_figures_cnt] => 0 [patent_no_of_words] => 1418 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 20 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0058/20040058529.pdf [firstpage_image] =>[orig_patent_app_number] => 10654404 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7083385 [patent_doc_number] => 20050048765 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-03-03 [patent_title] => 'Sealed pores in low-k material damascene conductive structures' [patent_app_type] => utility [patent_app_number] => 10/654143 [patent_app_country] => US [patent_app_date] => 2003-09-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 5179 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0048/20050048765.pdf [firstpage_image] =>[orig_patent_app_number] => 10654143 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 990745 [patent_doc_number] => 06919271 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-07-19 [patent_title] => 'Method for rapidly heating and cooling semiconductor wafers' [patent_app_type] => utility [patent_app_number] => 10/646144 [patent_app_country] => US [patent_app_date] => 2003-08-22 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 4570 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 135 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/919/06919271.pdf [firstpage_image] =>[orig_patent_app_number] => 10646144 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 996875 [patent_doc_number] => 06914317 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-07-05 [patent_title] => 'Thin microelectronic substrates and methods of manufacture' [patent_app_type] => utility [patent_app_number] => 10/646608 [patent_app_country] => US [patent_app_date] => 2003-08-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 4322 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 117 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/914/06914317.pdf [firstpage_image] =>[orig_patent_app_number] => 10646608 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5591060 [patent_doc_number] => 20060040512 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2006-02-23 [patent_title] => 'Single-shot semiconductor processing system and method having various irradiation patterns' [patent_app_type] => utility [patent_app_number] => 10/524809 [patent_app_country] => US [patent_app_date] => 2003-08-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5351 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0040/20060040512.pdf [firstpage_image] =>[orig_patent_app_number] => 10524809 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7449995 [patent_doc_number] => 20040067602 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-04-08 [patent_title] => 'Article comprising gated field emission structures with centralized nanowires and method for making the same' [patent_app_type] => new [patent_app_number] => 10/643183 [patent_app_country] => US [patent_app_date] => 2003-08-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 20 [patent_no_of_words] => 9370 [patent_no_of_claims] => 46 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 38 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0067/20040067602.pdf [firstpage_image] =>[orig_patent_app_number] => 10643183 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7304610 [patent_doc_number] => 20040115840 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-06-17 [patent_title] => '[LASER REPAIR FACILITATED PIXEL STRUCTURE AND REPAIRING METHOD]' [patent_app_type] => new [patent_app_number] => 10/604773 [patent_app_country] => US [patent_app_date] => 2003-08-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 5516 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0115/20040115840.pdf [firstpage_image] =>[orig_patent_app_number] => 10604773 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 658061 [patent_doc_number] => 07105373 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2006-09-12 [patent_title] => 'Vertical photodiode with heavily-doped regions of alternating conductivity types' [patent_app_type] => utility [patent_app_number] => 10/640963 [patent_app_country] => US [patent_app_date] => 2003-08-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 2365 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/105/07105373.pdf [firstpage_image] =>[orig_patent_app_number] => 10640963 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7441913 [patent_doc_number] => 20040195653 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-10-07 [patent_title] => 'Capacitor structure and film forming method and apparatus' [patent_app_type] => new [patent_app_number] => 10/639773 [patent_app_country] => US [patent_app_date] => 2003-08-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5075 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0195/20040195653.pdf [firstpage_image] =>[orig_patent_app_number] => 10639773 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7395234 [patent_doc_number] => 20040038509 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-02-26 [patent_title] => 'Chip scale surface mounted device and process of manufacture' [patent_app_type] => new [patent_app_number] => 10/634453 [patent_app_country] => US [patent_app_date] => 2003-08-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 3054 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 194 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0038/20040038509.pdf [firstpage_image] =>[orig_patent_app_number] => 10634453 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7472206 [patent_doc_number] => 20040097074 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-05-20 [patent_title] => 'Semiconductor device manufacturing method' [patent_app_type] => new [patent_app_number] => 10/630934 [patent_app_country] => US [patent_app_date] => 2003-07-31 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 3762 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 126 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0097/20040097074.pdf [firstpage_image] =>[orig_patent_app_number] => 10630934 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 548190 [patent_doc_number] => 07164181 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-01-16 [patent_title] => 'Spin injection devices' [patent_app_type] => utility [patent_app_number] => 10/631999 [patent_app_country] => US [patent_app_date] => 2003-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 10 [patent_no_of_words] => 7478 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 67 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/164/07164181.pdf [firstpage_image] =>[orig_patent_app_number] => 10631999 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1059467 [patent_doc_number] => 06852557 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2005-02-08 [patent_title] => 'Method of fabricating long-wavelength VCSEL and apparatus' [patent_app_type] => utility [patent_app_number] => 10/629173 [patent_app_country] => US [patent_app_date] => 2003-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 2768 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 122 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/852/06852557.pdf [firstpage_image] =>[orig_patent_app_number] => 10629173 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7399096 [patent_doc_number] => 20040018738 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-01-29 [patent_title] => 'Method for fabricating a notch gate structure of a field effect transistor' [patent_app_type] => new [patent_app_number] => 10/624763 [patent_app_country] => US [patent_app_date] => 2003-07-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5129 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0018/20040018738.pdf [firstpage_image] =>[orig_patent_app_number] => 10624763 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7025628 [patent_doc_number] => 20050020022 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-01-27 [patent_title] => 'TRANSISTOR SIDEWALL SPACER STRESS MODULATION' [patent_app_type] => utility [patent_app_number] => 10/624203 [patent_app_country] => US [patent_app_date] => 2003-07-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4324 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0020/20050020022.pdf [firstpage_image] =>[orig_patent_app_number] => 10624203 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7278752 [patent_doc_number] => 20040061129 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-04-01 [patent_title] => 'Nitride-based transistors and methods of fabrication thereof using non-etched contact recesses' [patent_app_type] => new [patent_app_number] => 10/617843 [patent_app_country] => US [patent_app_date] => 2003-07-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 6231 [patent_no_of_claims] => 79 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 72 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0061/20040061129.pdf [firstpage_image] =>[orig_patent_app_number] => 10617843 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1163123 [patent_doc_number] => 06759294 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-07-06 [patent_title] => 'Method of forming a capacitor in a semiconductor device' [patent_app_type] => B2 [patent_app_number] => 10/610633 [patent_app_country] => US [patent_app_date] => 2003-07-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 8 [patent_no_of_words] => 2150 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 163 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/759/06759294.pdf [firstpage_image] =>[orig_patent_app_number] => 10610633 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1156164 [patent_doc_number] => 06762099 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-07-13 [patent_title] => 'Method for fabricating buried strap out-diffusions of vertical transistor' [patent_app_type] => B1 [patent_app_number] => 10/609533 [patent_app_country] => US [patent_app_date] => 2003-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 16 [patent_no_of_words] => 3134 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 219 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/762/06762099.pdf [firstpage_image] =>[orig_patent_app_number] => 10609533 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 958758 [patent_doc_number] => 06953703 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-10-11 [patent_title] => 'Method of making a semiconductor device with exposure of sapphire substrate to activated nitrogen' [patent_app_type] => utility [patent_app_number] => 10/610332 [patent_app_country] => US [patent_app_date] => 2003-06-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 20 [patent_no_of_words] => 7873 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 41 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/953/06953703.pdf [firstpage_image] =>[orig_patent_app_number] => 10610332 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7605482 [patent_doc_number] => 07115447 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-10-03 [patent_title] => 'Manufacturing semiconductor device including forming LDD region using conductive layer as mask' [patent_app_type] => utility [patent_app_number] => 10/603944 [patent_app_country] => US [patent_app_date] => 2003-06-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 26 [patent_no_of_words] => 7661 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 173 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/115/07115447.pdf [firstpage_image] =>[orig_patent_app_number] => 10603944 [rel_patent_id] =>[rel_patent_doc_number] =>)