Fernando L. Toledo

Array ( [id] => 7398952 [patent_doc_number] => 20040018711 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-01-29 [patent_title] => 'Methods for fabricating three dimensional integrated circuits' [patent_app_type] => new [patent_app_number] => 10/267484 [patent_app_country] => US [patent_app_date] => 2002-10-08 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 9176 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 68 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0018/20040018711.pdf [firstpage_image] =>[orig_patent_app_number] => 10267484 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 534475 [patent_doc_number] => 07176111 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2007-02-13 [patent_title] => 'Method for depositing polycrystalline SiGe suitable for micromachining and devices obtained thereof' [patent_app_type] => utility [patent_app_number] => 10/263623 [patent_app_country] => US [patent_app_date] => 2002-10-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 42 [patent_figures_cnt] => 42 [patent_no_of_words] => 10421 [patent_no_of_claims] => 41 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 132 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/176/07176111.pdf [firstpage_image] =>[orig_patent_app_number] => 10263623 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6817900 [patent_doc_number] => 20030068858 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-04-10 [patent_title] => 'Integrated circuit fabrication dual plasma process with separate introduction of different gases into gas flow' [patent_app_type] => new [patent_app_number] => 10/260824 [patent_app_country] => US [patent_app_date] => 2002-09-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 5986 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 38 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0068/20030068858.pdf [firstpage_image] =>[orig_patent_app_number] => 10260824 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7267827 [patent_doc_number] => 20040056345 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-03-25 [patent_title] => 'Via interconnect forming process and electronic component product thereof' [patent_app_type] => new [patent_app_number] => 10/254703 [patent_app_country] => US [patent_app_date] => 2002-09-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 4597 [patent_no_of_claims] => 67 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 58 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0056/20040056345.pdf [firstpage_image] =>[orig_patent_app_number] => 10254703 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6713816 [patent_doc_number] => 20030025164 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-02-06 [patent_title] => 'Semiconductor device and fabrication method thereof' [patent_app_type] => new [patent_app_number] => 10/252410 [patent_app_country] => US [patent_app_date] => 2002-09-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3956 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0025/20030025164.pdf [firstpage_image] =>[orig_patent_app_number] => 10252410 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 662683 [patent_doc_number] => 07101764 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-09-05 [patent_title] => 'High-voltage transistor and fabrication process' [patent_app_type] => utility [patent_app_number] => 10/247073 [patent_app_country] => US [patent_app_date] => 2002-09-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 4775 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/101/07101764.pdf [firstpage_image] =>[orig_patent_app_number] => 10247073 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 672083 [patent_doc_number] => 07091094 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-08-15 [patent_title] => 'Method of making a semiconductor device having a gate electrode with an hourglass shape' [patent_app_type] => utility [patent_app_number] => 10/231094 [patent_app_country] => US [patent_app_date] => 2002-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 4 [patent_no_of_words] => 1194 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 129 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/091/07091094.pdf [firstpage_image] =>[orig_patent_app_number] => 10231094 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 797951 [patent_doc_number] => 07427538 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-09-23 [patent_title] => 'Semiconductor on insulator apparatus and method' [patent_app_type] => utility [patent_app_number] => 10/222173 [patent_app_country] => US [patent_app_date] => 2002-08-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 9 [patent_no_of_words] => 4038 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 61 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/427/07427538.pdf [firstpage_image] =>[orig_patent_app_number] => 10222173 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1107629 [patent_doc_number] => 06808977 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-10-26 [patent_title] => 'Method of manufacturing semiconductor device' [patent_app_type] => B2 [patent_app_number] => 10/207234 [patent_app_country] => US [patent_app_date] => 2002-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 28 [patent_figures_cnt] => 28 [patent_no_of_words] => 8302 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 47 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/808/06808977.pdf [firstpage_image] =>[orig_patent_app_number] => 10207234 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6529759 [patent_doc_number] => 20020192864 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-12-19 [patent_title] => 'Method of manufacturing integrated circuits' [patent_app_type] => new [patent_app_number] => 10/202642 [patent_app_country] => US [patent_app_date] => 2002-07-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 6056 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 85 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0192/20020192864.pdf [firstpage_image] =>[orig_patent_app_number] => 10202642 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1082848 [patent_doc_number] => 06833283 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-12-21 [patent_title] => 'Methods for fabricating polymer light emitting devices by lamination' [patent_app_type] => B2 [patent_app_number] => 10/196524 [patent_app_country] => US [patent_app_date] => 2002-07-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2974 [patent_no_of_claims] => 50 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/833/06833283.pdf [firstpage_image] =>[orig_patent_app_number] => 10196524 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1162715 [patent_doc_number] => 06759250 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-07-06 [patent_title] => 'Deposition method for lead germanate ferroelectric structure with multi-layered electrode' [patent_app_type] => B2 [patent_app_number] => 10/196503 [patent_app_country] => US [patent_app_date] => 2002-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 16 [patent_no_of_words] => 6553 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/759/06759250.pdf [firstpage_image] =>[orig_patent_app_number] => 10196503 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6735665 [patent_doc_number] => 20030013300 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-01-16 [patent_title] => 'Method and apparatus for depositing tungsten after surface treatment to improve film characteristics' [patent_app_type] => new [patent_app_number] => 10/196514 [patent_app_country] => US [patent_app_date] => 2002-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 6080 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 37 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0013/20030013300.pdf [firstpage_image] =>[orig_patent_app_number] => 10196514 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6742982 [patent_doc_number] => 20030020165 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-01-30 [patent_title] => 'Semiconductor device, and method for manufacturing the same' [patent_app_type] => new [patent_app_number] => 10/194073 [patent_app_country] => US [patent_app_date] => 2002-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 3513 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0020/20030020165.pdf [firstpage_image] =>[orig_patent_app_number] => 10194073 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7296414 [patent_doc_number] => 20040214363 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2004-10-28 [patent_title] => 'ZnSe based light emitting device with In layer' [patent_app_type] => new [patent_app_number] => 10/191286 [patent_app_country] => US [patent_app_date] => 2002-07-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4579 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 48 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0214/20040214363.pdf [firstpage_image] =>[orig_patent_app_number] => 10191286 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6851623 [patent_doc_number] => 20030143826 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-07-31 [patent_title] => 'Method of manufacturing semiconductor device' [patent_app_type] => new [patent_app_number] => 10/184914 [patent_app_country] => US [patent_app_date] => 2002-07-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 18 [patent_no_of_words] => 9754 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0143/20030143826.pdf [firstpage_image] =>[orig_patent_app_number] => 10184914 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1050019 [patent_doc_number] => 06861296 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-03-01 [patent_title] => 'Method for creating thick oxide on the bottom surface of a trench structure in silicon' [patent_app_type] => utility [patent_app_number] => 10/177783 [patent_app_country] => US [patent_app_date] => 2002-06-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 15 [patent_no_of_words] => 3250 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/861/06861296.pdf [firstpage_image] =>[orig_patent_app_number] => 10177783 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6701739 [patent_doc_number] => 20030224619 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-12-04 [patent_title] => 'Method for low temperature oxidation of silicon' [patent_app_type] => new [patent_app_number] => 10/164924 [patent_app_country] => US [patent_app_date] => 2002-06-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 2775 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0224/20030224619.pdf [firstpage_image] =>[orig_patent_app_number] => 10164924 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 779181 [patent_doc_number] => 06995048 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2006-02-07 [patent_title] => 'Thin film transistor and active matrix type display unit production methods therefor' [patent_app_type] => utility [patent_app_number] => 10/333194 [patent_app_country] => US [patent_app_date] => 2002-05-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 52 [patent_no_of_words] => 17232 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 142 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/995/06995048.pdf [firstpage_image] =>[orig_patent_app_number] => 10333194 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6723510 [patent_doc_number] => 20030205822 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-11-06 [patent_title] => 'Low-strength plasma treatment for interconnects' [patent_app_type] => new [patent_app_number] => 10/137693 [patent_app_country] => US [patent_app_date] => 2002-05-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2505 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 48 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0205/20030205822.pdf [firstpage_image] =>[orig_patent_app_number] => 10137693 [rel_patent_id] =>[rel_patent_doc_number] =>)