Fernando L. Toledo

Array ( [id] => 6028637 [patent_doc_number] => 20020017647 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-02-14 [patent_title] => 'Junction termination for SiC schottky diode' [patent_app_type] => new [patent_app_number] => 09/915584 [patent_app_country] => US [patent_app_date] => 2001-07-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3402 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 65 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0017/20020017647.pdf [firstpage_image] =>[orig_patent_app_number] => 09915584 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7629863 [patent_doc_number] => 06818493 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-11-16 [patent_title] => 'Selective metal oxide removal performed in a reaction chamber in the absence of RF activation' [patent_app_type] => B2 [patent_app_number] => 09/916023 [patent_app_country] => US [patent_app_date] => 2001-07-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 8 [patent_no_of_words] => 2098 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 9 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/818/06818493.pdf [firstpage_image] =>[orig_patent_app_number] => 09916023 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5844615 [patent_doc_number] => 20020132469 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-09-19 [patent_title] => 'Method for forming metal wiring layer' [patent_app_type] => new [patent_app_number] => 09/915104 [patent_app_country] => US [patent_app_date] => 2001-07-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3035 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0132/20020132469.pdf [firstpage_image] =>[orig_patent_app_number] => 09915104 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6502169 [patent_doc_number] => 20020025607 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-02-28 [patent_title] => 'Semiconductor device and a method of manufacturing the same' [patent_app_type] => new [patent_app_number] => 09/910833 [patent_app_country] => US [patent_app_date] => 2001-07-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 25 [patent_figures_cnt] => 25 [patent_no_of_words] => 11246 [patent_no_of_claims] => 30 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0025/20020025607.pdf [firstpage_image] =>[orig_patent_app_number] => 09910833 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6615806 [patent_doc_number] => 20020016013 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-02-07 [patent_title] => 'Semiconductor device manufacturing method' [patent_app_type] => new [patent_app_number] => 09/911924 [patent_app_country] => US [patent_app_date] => 2001-07-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 15 [patent_no_of_words] => 5576 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0016/20020016013.pdf [firstpage_image] =>[orig_patent_app_number] => 09911924 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1009341 [patent_doc_number] => 06900103 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2005-05-31 [patent_title] => 'Relaxed silicon germanium platform for high speed CMOS electronics and high speed analog circuits' [patent_app_type] => utility [patent_app_number] => 09/906533 [patent_app_country] => US [patent_app_date] => 2001-07-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 17 [patent_figures_cnt] => 35 [patent_no_of_words] => 6465 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 36 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/900/06900103.pdf [firstpage_image] =>[orig_patent_app_number] => 09906533 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1354953 [patent_doc_number] => 06576554 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2003-06-10 [patent_title] => 'Slurry for CMP, method of forming thereof and method of manufacturing semiconductor device including a CMP process' [patent_app_type] => B2 [patent_app_number] => 09/903533 [patent_app_country] => US [patent_app_date] => 2001-07-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 16 [patent_no_of_words] => 4478 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 64 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/576/06576554.pdf [firstpage_image] =>[orig_patent_app_number] => 09903533 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5951460 [patent_doc_number] => 20020006693 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-01-17 [patent_title] => 'Semiconductor device and the manufacturing method thereof' [patent_app_type] => new [patent_app_number] => 09/902704 [patent_app_country] => US [patent_app_date] => 2001-07-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 6243 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0006/20020006693.pdf [firstpage_image] =>[orig_patent_app_number] => 09902704 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6224576 [patent_doc_number] => 20020004250 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-01-10 [patent_title] => 'Semiconductor device manufacturing method' [patent_app_type] => new [patent_app_number] => 09/900093 [patent_app_country] => US [patent_app_date] => 2001-07-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 4700 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 76 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0004/20020004250.pdf [firstpage_image] =>[orig_patent_app_number] => 09900093 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6224765 [patent_doc_number] => 20020004316 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2002-01-10 [patent_title] => 'Method of fabricating silica microstructures' [patent_app_type] => new [patent_app_number] => 09/899784 [patent_app_country] => US [patent_app_date] => 2001-07-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 2116 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0004/20020004316.pdf [firstpage_image] =>[orig_patent_app_number] => 09899784 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1104968 [patent_doc_number] => 06812134 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-11-02 [patent_title] => 'Dual layer barrier film techniques to prevent resist poisoning' [patent_app_type] => B1 [patent_app_number] => 09/896363 [patent_app_country] => US [patent_app_date] => 2001-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 25 [patent_no_of_words] => 3696 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 208 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/812/06812134.pdf [firstpage_image] =>[orig_patent_app_number] => 09896363 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6896193 [patent_doc_number] => 20010026983 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-10-04 [patent_title] => 'Multi-voltage level semiconductor device and its manufacture' [patent_app_type] => new [patent_app_number] => 09/873580 [patent_app_country] => US [patent_app_date] => 2001-06-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 5421 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 225 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0026/20010026983.pdf [firstpage_image] =>[orig_patent_app_number] => 09873580 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6657282 [patent_doc_number] => 20030077897 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2003-04-24 [patent_title] => 'Method to solve via poisoning for porous low-k dielectric' [patent_app_type] => new [patent_app_number] => 09/863224 [patent_app_country] => US [patent_app_date] => 2001-05-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 6 [patent_no_of_words] => 4055 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 87 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0077/20030077897.pdf [firstpage_image] =>[orig_patent_app_number] => 09863224 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6934489 [patent_doc_number] => 20010055833 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-12-27 [patent_title] => 'Method of fabrication of an infrared radiation detector and infrared detector device' [patent_app_type] => new [patent_app_number] => 09/861334 [patent_app_country] => US [patent_app_date] => 2001-05-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 13 [patent_no_of_words] => 4938 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 20 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0055/20010055833.pdf [firstpage_image] =>[orig_patent_app_number] => 09861334 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6920574 [patent_doc_number] => 20010028059 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-10-11 [patent_title] => 'Merged logic and memory combining thin film and bulk Si transistors' [patent_app_type] => new [patent_app_number] => 09/859534 [patent_app_country] => US [patent_app_date] => 2001-05-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 10 [patent_no_of_words] => 5084 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 31 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0028/20010028059.pdf [firstpage_image] =>[orig_patent_app_number] => 09859534 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7093141 [patent_doc_number] => 20010034093 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-10-25 [patent_title] => 'Semiconductor integrated circuit device' [patent_app_type] => new [patent_app_number] => 09/852793 [patent_app_country] => US [patent_app_date] => 2001-05-11 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 44 [patent_figures_cnt] => 44 [patent_no_of_words] => 19075 [patent_no_of_claims] => 63 [patent_no_of_ind_claims] => 37 [patent_words_short_claim] => 25 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0034/20010034093.pdf [firstpage_image] =>[orig_patent_app_number] => 09852793 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7014569 [patent_doc_number] => 20010051415 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-12-13 [patent_title] => 'Thin microelectronic substrates and methods of manufacture' [patent_app_type] => new [patent_app_number] => 09/846057 [patent_app_country] => US [patent_app_date] => 2001-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 4301 [patent_no_of_claims] => 68 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 53 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0051/20010051415.pdf [firstpage_image] =>[orig_patent_app_number] => 09846057 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1418824 [patent_doc_number] => 06506625 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-01-14 [patent_title] => 'Semiconductor package having stacked dice and leadframes and method of fabrication' [patent_app_type] => B1 [patent_app_number] => 09/844134 [patent_app_country] => US [patent_app_date] => 2001-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 17 [patent_no_of_words] => 4568 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 99 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/506/06506625.pdf [firstpage_image] =>[orig_patent_app_number] => 09844134 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1550171 [patent_doc_number] => 06399406 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-06-04 [patent_title] => 'Encapsulated MEMS band-pass filter for integrated circuits and method of fabrication thereof' [patent_app_type] => B2 [patent_app_number] => 09/840264 [patent_app_country] => US [patent_app_date] => 2001-04-23 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 3751 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 272 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/399/06399406.pdf [firstpage_image] =>[orig_patent_app_number] => 09840264 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 6884953 [patent_doc_number] => 20010039115 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-11-08 [patent_title] => 'Method and apparatus for manufacturing semiconductor devices' [patent_app_type] => new [patent_app_number] => 09/820194 [patent_app_country] => US [patent_app_date] => 2001-03-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 4873 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 69 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0039/20010039115.pdf [firstpage_image] =>[orig_patent_app_number] => 09820194 [rel_patent_id] =>[rel_patent_doc_number] =>)