Ferris Lander

Array ( [id] => 153223 [patent_doc_number] => 07679397 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-03-16 [patent_title] => 'Techniques for precision biasing output driver for a calibrated on-chip termination circuit' [patent_app_type] => utility [patent_app_number] => 11/198049 [patent_app_country] => US [patent_app_date] => 2005-08-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 4626 [patent_no_of_claims] => 29 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 127 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/679/07679397.pdf [firstpage_image] =>[orig_patent_app_number] => 11198049 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 311597 [patent_doc_number] => 07528629 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2009-05-05 [patent_title] => 'Low-power low-voltage multi-level variable-resistor line driver' [patent_app_type] => utility [patent_app_number] => 11/198070 [patent_app_country] => US [patent_app_date] => 2005-08-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 3295 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 314 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/528/07528629.pdf [firstpage_image] =>[orig_patent_app_number] => 11198070 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5049486 [patent_doc_number] => 20070030030 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-02-08 [patent_title] => 'Method and apparatus for selecting an operating mode based on a determination of the availability of internal clock signals' [patent_app_type] => utility [patent_app_number] => 11/195897 [patent_app_country] => US [patent_app_date] => 2005-08-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 10407 [patent_no_of_claims] => 36 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0030/20070030030.pdf [firstpage_image] =>[orig_patent_app_number] => 11195897 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 44012 [patent_doc_number] => 07782090 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-08-24 [patent_title] => 'Semiconductor device' [patent_app_type] => utility [patent_app_number] => 11/193337 [patent_app_country] => US [patent_app_date] => 2005-08-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 15 [patent_no_of_words] => 7908 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 97 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/782/07782090.pdf [firstpage_image] =>[orig_patent_app_number] => 11193337 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 817615 [patent_doc_number] => 07411423 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2008-08-12 [patent_title] => 'Logic activation circuit' [patent_app_type] => utility [patent_app_number] => 11/194495 [patent_app_country] => US [patent_app_date] => 2005-08-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 9 [patent_no_of_words] => 5674 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 145 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/411/07411423.pdf [firstpage_image] =>[orig_patent_app_number] => 11194495 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5202843 [patent_doc_number] => 20070024322 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-02-01 [patent_title] => 'Leakage current reduction scheme for domino circuits' [patent_app_type] => utility [patent_app_number] => 11/194946 [patent_app_country] => US [patent_app_date] => 2005-08-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 1970 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0024/20070024322.pdf [firstpage_image] =>[orig_patent_app_number] => 11194946 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4554636 [patent_doc_number] => 07961000 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2011-06-14 [patent_title] => 'Impedance matching circuit and method' [patent_app_type] => utility [patent_app_number] => 11/193791 [patent_app_country] => US [patent_app_date] => 2005-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 9 [patent_no_of_words] => 4023 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/961/07961000.pdf [firstpage_image] =>[orig_patent_app_number] => 11193791 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5202838 [patent_doc_number] => 20070024317 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2007-02-01 [patent_title] => 'Apparatus for obtaining precision integrated resistors' [patent_app_type] => utility [patent_app_number] => 11/193833 [patent_app_country] => US [patent_app_date] => 2005-07-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 3477 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0024/20070024317.pdf [firstpage_image] =>[orig_patent_app_number] => 11193833 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 5768728 [patent_doc_number] => 20050265526 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2005-12-01 [patent_title] => 'Data transmission apparatus and a data receiving apparatus used for the same' [patent_app_type] => utility [patent_app_number] => 11/138476 [patent_app_country] => US [patent_app_date] => 2005-05-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 23 [patent_figures_cnt] => 23 [patent_no_of_words] => 16855 [patent_no_of_claims] => 23 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 0 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0265/20050265526.pdf [firstpage_image] =>[orig_patent_app_number] => 11138476 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4580185 [patent_doc_number] => 07825684 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2010-11-02 [patent_title] => 'Variable width management for a memory of a configurable IC' [patent_app_type] => utility [patent_app_number] => 11/081850 [patent_app_country] => US [patent_app_date] => 2005-03-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 36 [patent_figures_cnt] => 51 [patent_no_of_words] => 17971 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/825/07825684.pdf [firstpage_image] =>[orig_patent_app_number] => 11081850 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 188519 [patent_doc_number] => 07650545 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2010-01-19 [patent_title] => 'Programmable interconnect for reconfigurable system-on-chip' [patent_app_type] => utility [patent_app_number] => 10/379043 [patent_app_country] => US [patent_app_date] => 2003-03-04 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 3705 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 259 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/07/650/07650545.pdf [firstpage_image] =>[orig_patent_app_number] => 10379043 [rel_patent_id] =>[rel_patent_doc_number] =>)