
Fetsum Abraham
Examiner (ID: 1991)
| Most Active Art Unit | 2826 |
| Art Unit(s) | 2818, 2508, 2826, 2811, 2825, 2515 |
| Total Applications | 1055 |
| Issued Applications | 981 |
| Pending Applications | 32 |
| Abandoned Applications | 42 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 4424691
[patent_doc_number] => 06225667
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-05-01
[patent_title] => 'Leaky lower interface for reduction of floating body effect in SOI devices'
[patent_app_type] => 1
[patent_app_number] => 9/484634
[patent_app_country] => US
[patent_app_date] => 2000-01-18
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 23
[patent_no_of_words] => 5151
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 97
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/225/06225667.pdf
[firstpage_image] =>[orig_patent_app_number] => 484634
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/484634 | Leaky lower interface for reduction of floating body effect in SOI devices | Jan 17, 2000 | Issued |
Array
(
[id] => 1587950
[patent_doc_number] => 06359339
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-03-19
[patent_title] => 'Multi-layered metal silicide resistor for Si Ic\'s'
[patent_app_type] => B1
[patent_app_number] => 09/480224
[patent_app_country] => US
[patent_app_date] => 2000-01-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 3915
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 77
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/359/06359339.pdf
[firstpage_image] =>[orig_patent_app_number] => 09480224
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/480224 | Multi-layered metal silicide resistor for Si Ic's | Jan 9, 2000 | Issued |
Array
(
[id] => 4387686
[patent_doc_number] => 06278131
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-08-21
[patent_title] => 'Pixel TFT and driver TFT having different gate insulation width'
[patent_app_type] => 1
[patent_app_number] => 9/477865
[patent_app_country] => US
[patent_app_date] => 2000-01-05
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 22
[patent_figures_cnt] => 59
[patent_no_of_words] => 18162
[patent_no_of_claims] => 42
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 83
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/278/06278131.pdf
[firstpage_image] =>[orig_patent_app_number] => 477865
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/477865 | Pixel TFT and driver TFT having different gate insulation width | Jan 4, 2000 | Issued |
Array
(
[id] => 4372858
[patent_doc_number] => 06274885
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-08-14
[patent_title] => 'Active matrix display device with TFTs of different refractive index'
[patent_app_type] => 1
[patent_app_number] => 9/468323
[patent_app_country] => US
[patent_app_date] => 1999-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 9
[patent_no_of_words] => 5599
[patent_no_of_claims] => 50
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 131
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/274/06274885.pdf
[firstpage_image] =>[orig_patent_app_number] => 468323
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/468323 | Active matrix display device with TFTs of different refractive index | Dec 20, 1999 | Issued |
Array
(
[id] => 1518893
[patent_doc_number] => 06501132
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-12-31
[patent_title] => 'Transistor with variable channel width'
[patent_app_type] => B1
[patent_app_number] => 09/468859
[patent_app_country] => US
[patent_app_date] => 1999-12-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 15
[patent_no_of_words] => 4360
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/501/06501132.pdf
[firstpage_image] =>[orig_patent_app_number] => 09468859
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/468859 | Transistor with variable channel width | Dec 20, 1999 | Issued |
Array
(
[id] => 4413688
[patent_doc_number] => 06300659
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-10-09
[patent_title] => 'Thin-film transistor and fabrication method for same'
[patent_app_type] => 1
[patent_app_number] => 9/459339
[patent_app_country] => US
[patent_app_date] => 1999-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 17
[patent_no_of_words] => 7185
[patent_no_of_claims] => 27
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 113
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/300/06300659.pdf
[firstpage_image] =>[orig_patent_app_number] => 459339
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/459339 | Thin-film transistor and fabrication method for same | Dec 12, 1999 | Issued |
Array
(
[id] => 1364113
[patent_doc_number] => 06573544
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-06-03
[patent_title] => 'Data input/output line structure having reduced resistance'
[patent_app_type] => B1
[patent_app_number] => 09/456733
[patent_app_country] => US
[patent_app_date] => 1999-12-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 2718
[patent_no_of_claims] => 17
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 79
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/573/06573544.pdf
[firstpage_image] =>[orig_patent_app_number] => 09456733
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/456733 | Data input/output line structure having reduced resistance | Dec 7, 1999 | Issued |
Array
(
[id] => 1518777
[patent_doc_number] => 06501107
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-12-31
[patent_title] => 'Addressable fuse array for circuits and mechanical devices'
[patent_app_type] => B1
[patent_app_number] => 09/452886
[patent_app_country] => US
[patent_app_date] => 1999-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 12
[patent_no_of_words] => 8585
[patent_no_of_claims] => 60
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 90
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/501/06501107.pdf
[firstpage_image] =>[orig_patent_app_number] => 09452886
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/452886 | Addressable fuse array for circuits and mechanical devices | Nov 30, 1999 | Issued |
Array
(
[id] => 1189832
[patent_doc_number] => 06734479
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-05-11
[patent_title] => 'Semiconductor integrated circuit device and the method of producing the same'
[patent_app_type] => B1
[patent_app_number] => 09/452173
[patent_app_country] => US
[patent_app_date] => 1999-12-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 38
[patent_figures_cnt] => 46
[patent_no_of_words] => 13034
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 237
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/734/06734479.pdf
[firstpage_image] =>[orig_patent_app_number] => 09452173
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/452173 | Semiconductor integrated circuit device and the method of producing the same | Nov 30, 1999 | Issued |
Array
(
[id] => 1330549
[patent_doc_number] => 06600197
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2003-07-29
[patent_title] => 'Thin film transistor having a heat sink that exhibits a high degree of heat dissipation effect'
[patent_app_type] => B1
[patent_app_number] => 09/438105
[patent_app_country] => US
[patent_app_date] => 1999-11-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 36
[patent_no_of_words] => 5388
[patent_no_of_claims] => 113
[patent_no_of_ind_claims] => 12
[patent_words_short_claim] => 78
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/600/06600197.pdf
[firstpage_image] =>[orig_patent_app_number] => 09438105
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/438105 | Thin film transistor having a heat sink that exhibits a high degree of heat dissipation effect | Nov 9, 1999 | Issued |
Array
(
[id] => 1441972
[patent_doc_number] => RE037637
[patent_country] => US
[patent_kind] => E1
[patent_issue_date] => 2002-04-09
[patent_title] => 'Smart cards having thin die'
[patent_app_type] => E1
[patent_app_number] => 09/433094
[patent_app_country] => US
[patent_app_date] => 1999-11-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 4975
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 30
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/RE/037/RE037637.pdf
[firstpage_image] =>[orig_patent_app_number] => 09433094
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/433094 | Smart cards having thin die | Nov 2, 1999 | Issued |
Array
(
[id] => 1525595
[patent_doc_number] => 06478263
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-11-12
[patent_title] => 'Semiconductor device and its manufacturing method'
[patent_app_type] => B1
[patent_app_number] => 09/428471
[patent_app_country] => US
[patent_app_date] => 1999-10-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 32
[patent_no_of_words] => 7576
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/478/06478263.pdf
[firstpage_image] =>[orig_patent_app_number] => 09428471
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/428471 | Semiconductor device and its manufacturing method | Oct 27, 1999 | Issued |
Array
(
[id] => 1455409
[patent_doc_number] => 06462378
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-10-08
[patent_title] => 'Power MOSFET with decreased body resistance under source region'
[patent_app_type] => B1
[patent_app_number] => 09/427541
[patent_app_country] => US
[patent_app_date] => 1999-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 2503
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 181
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/462/06462378.pdf
[firstpage_image] =>[orig_patent_app_number] => 09427541
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/427541 | Power MOSFET with decreased body resistance under source region | Oct 26, 1999 | Issued |
Array
(
[id] => 4360593
[patent_doc_number] => 06218703
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-04-17
[patent_title] => 'Semiconductor device with control electrodes formed from semiconductor material'
[patent_app_type] => 1
[patent_app_number] => 9/414266
[patent_app_country] => US
[patent_app_date] => 1999-10-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 27
[patent_figures_cnt] => 43
[patent_no_of_words] => 9943
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 119
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/218/06218703.pdf
[firstpage_image] =>[orig_patent_app_number] => 414266
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/414266 | Semiconductor device with control electrodes formed from semiconductor material | Oct 6, 1999 | Issued |
Array
(
[id] => 1597099
[patent_doc_number] => 06384453
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-05-07
[patent_title] => 'High withstand voltage diode and method for manufacturing same'
[patent_app_type] => B1
[patent_app_number] => 09/411364
[patent_app_country] => US
[patent_app_date] => 1999-10-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 7
[patent_no_of_words] => 3784
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 146
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/384/06384453.pdf
[firstpage_image] =>[orig_patent_app_number] => 09411364
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/411364 | High withstand voltage diode and method for manufacturing same | Oct 3, 1999 | Issued |
Array
(
[id] => 6893131
[patent_doc_number] => 20010015497
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2001-08-23
[patent_title] => 'INTEGRATED CIRCUIT PACKAGE, BALL-GRID ARRAY INTEGRATED CIRCUIT PACKAGE AND METHODS OF PACKAGING AN INTEGRATED CIRCUIT'
[patent_app_type] => new
[patent_app_number] => 09/405375
[patent_app_country] => US
[patent_app_date] => 1999-09-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 3367
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 42
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0015/20010015497.pdf
[firstpage_image] =>[orig_patent_app_number] => 09405375
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/405375 | Integrated circuit package, ball-grid array integrated circuit package | Sep 23, 1999 | Issued |
Array
(
[id] => 4333474
[patent_doc_number] => 06320226
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-11-20
[patent_title] => 'LCD with increased pixel opening sizes'
[patent_app_type] => 1
[patent_app_number] => 9/398474
[patent_app_country] => US
[patent_app_date] => 1999-09-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 6966
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 184
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/320/06320226.pdf
[firstpage_image] =>[orig_patent_app_number] => 398474
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/398474 | LCD with increased pixel opening sizes | Sep 16, 1999 | Issued |
Array
(
[id] => 7636063
[patent_doc_number] => 06380597
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-04-30
[patent_title] => 'Read-only memory and read-only memory device'
[patent_app_type] => B1
[patent_app_number] => 09/297521
[patent_app_country] => US
[patent_app_date] => 1999-09-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 14
[patent_no_of_words] => 6825
[patent_no_of_claims] => 44
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 471
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/380/06380597.pdf
[firstpage_image] =>[orig_patent_app_number] => 09297521
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/297521 | Read-only memory and read-only memory device | Sep 12, 1999 | Issued |
Array
(
[id] => 1478887
[patent_doc_number] => 06344683
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2002-02-05
[patent_title] => 'Stacked semiconductor package with flexible tape'
[patent_app_type] => B1
[patent_app_number] => 09/393184
[patent_app_country] => US
[patent_app_date] => 1999-09-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 11
[patent_no_of_words] => 3094
[patent_no_of_claims] => 44
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 62
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/344/06344683.pdf
[firstpage_image] =>[orig_patent_app_number] => 09393184
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/393184 | Stacked semiconductor package with flexible tape | Sep 9, 1999 | Issued |
Array
(
[id] => 1379596
[patent_doc_number] => 06563155
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2003-05-13
[patent_title] => 'Cross point type DRAM cell composed of a pillar having an active region'
[patent_app_type] => B2
[patent_app_number] => 09/392133
[patent_app_country] => US
[patent_app_date] => 1999-09-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 25
[patent_figures_cnt] => 161
[patent_no_of_words] => 7363
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/563/06563155.pdf
[firstpage_image] =>[orig_patent_app_number] => 09392133
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/392133 | Cross point type DRAM cell composed of a pillar having an active region | Sep 7, 1999 | Issued |