Fetsum Abraham

Array ( [id] => 4301649 [patent_doc_number] => 06198161 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-03-06 [patent_title] => 'Semiconductor device' [patent_app_type] => 1 [patent_app_number] => 9/391660 [patent_app_country] => US [patent_app_date] => 1999-09-07 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 11 [patent_no_of_words] => 4323 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/198/06198161.pdf [firstpage_image] =>[orig_patent_app_number] => 391660 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1568460 [patent_doc_number] => 06376909 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-23 [patent_title] => 'Mixed-mode stacked integrated circuit with power supply circuit part of the stack' [patent_app_type] => B1 [patent_app_number] => 09/388764 [patent_app_country] => US [patent_app_date] => 1999-09-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 13 [patent_no_of_words] => 4747 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/376/06376909.pdf [firstpage_image] =>[orig_patent_app_number] => 09388764 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1093966 [patent_doc_number] => 06825550 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-11-30 [patent_title] => 'Board-on-chip packages with conductive foil on the chip surface' [patent_app_type] => B2 [patent_app_number] => 09/389844 [patent_app_country] => US [patent_app_date] => 1999-09-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 20 [patent_no_of_words] => 5450 [patent_no_of_claims] => 34 [patent_no_of_ind_claims] => 8 [patent_words_short_claim] => 71 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/825/06825550.pdf [firstpage_image] =>[orig_patent_app_number] => 09389844 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4411017 [patent_doc_number] => 06232656 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-15 [patent_title] => 'Semiconductor interconnect formed over an insulation and having moisture resistant material' [patent_app_type] => 1 [patent_app_number] => 9/387834 [patent_app_country] => US [patent_app_date] => 1999-09-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 45 [patent_no_of_words] => 11006 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 171 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/232/06232656.pdf [firstpage_image] =>[orig_patent_app_number] => 387834 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1580357 [patent_doc_number] => 06448635 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-09-10 [patent_title] => 'Surface acoustical wave flip chip' [patent_app_type] => B1 [patent_app_number] => 09/385696 [patent_app_country] => US [patent_app_date] => 1999-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 7 [patent_no_of_words] => 3447 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 125 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/448/06448635.pdf [firstpage_image] =>[orig_patent_app_number] => 09385696 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1554658 [patent_doc_number] => 06348717 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-02-19 [patent_title] => 'Semiconductor integrated circuit having an improved voltage switching circuit' [patent_app_type] => B1 [patent_app_number] => 09/385021 [patent_app_country] => US [patent_app_date] => 1999-08-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 5 [patent_no_of_words] => 5647 [patent_no_of_claims] => 2 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 200 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/348/06348717.pdf [firstpage_image] =>[orig_patent_app_number] => 09385021 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1346797 [patent_doc_number] => 06586769 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2003-07-01 [patent_title] => 'Display array with mutually connected lines that are disconnected at the time of mounting array drivers' [patent_app_type] => B1 [patent_app_number] => 09/384424 [patent_app_country] => US [patent_app_date] => 1999-08-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 12 [patent_no_of_words] => 5256 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 133 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/586/06586769.pdf [firstpage_image] =>[orig_patent_app_number] => 09384424 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4361006 [patent_doc_number] => 06218731 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-17 [patent_title] => 'Tiny ball grid array package' [patent_app_type] => 1 [patent_app_number] => 9/383835 [patent_app_country] => US [patent_app_date] => 1999-08-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 3504 [patent_no_of_claims] => 24 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 200 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/218/06218731.pdf [firstpage_image] =>[orig_patent_app_number] => 383835 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1144842 [patent_doc_number] => 06777785 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2004-08-17 [patent_title] => 'Lead frame containing a master and a slave IC chips and a testing circuit embedded within the master IC chip' [patent_app_type] => B1 [patent_app_number] => 09/383150 [patent_app_country] => US [patent_app_date] => 1999-08-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 5 [patent_no_of_words] => 2930 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 194 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/777/06777785.pdf [firstpage_image] =>[orig_patent_app_number] => 09383150 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4387306 [patent_doc_number] => 06294814 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-25 [patent_title] => 'Cleaved silicon thin film with rough surface' [patent_app_type] => 1 [patent_app_number] => 9/379996 [patent_app_country] => US [patent_app_date] => 1999-08-24 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 19 [patent_no_of_words] => 8932 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 46 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/294/06294814.pdf [firstpage_image] =>[orig_patent_app_number] => 379996 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4364714 [patent_doc_number] => 06191471 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-20 [patent_title] => 'Tape carrier package with two regions having leds that connect upon folding' [patent_app_type] => 1 [patent_app_number] => 9/377060 [patent_app_country] => US [patent_app_date] => 1999-08-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 20 [patent_figures_cnt] => 23 [patent_no_of_words] => 13040 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/191/06191471.pdf [firstpage_image] =>[orig_patent_app_number] => 377060 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4309631 [patent_doc_number] => 06326642 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-12-04 [patent_title] => 'Electric device, matrix device, electro-optical display device, and semiconductor memory having thin-film transistors' [patent_app_type] => 1 [patent_app_number] => 9/375352 [patent_app_country] => US [patent_app_date] => 1999-08-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 15 [patent_no_of_words] => 7300 [patent_no_of_claims] => 26 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 82 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/326/06326642.pdf [firstpage_image] =>[orig_patent_app_number] => 375352 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1495451 [patent_doc_number] => 06342712 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-29 [patent_title] => 'Semiconductor storage device with ferrielectric capacitor and metal-oxide isolation' [patent_app_type] => B1 [patent_app_number] => 09/341523 [patent_app_country] => US [patent_app_date] => 1999-08-13 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 21 [patent_figures_cnt] => 21 [patent_no_of_words] => 7493 [patent_no_of_claims] => 7 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 59 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/342/06342712.pdf [firstpage_image] =>[orig_patent_app_number] => 09341523 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4297167 [patent_doc_number] => 06236074 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-22 [patent_title] => 'Solid state image sensor device and method of fabricating the same' [patent_app_type] => 1 [patent_app_number] => 9/372972 [patent_app_country] => US [patent_app_date] => 1999-08-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 12 [patent_no_of_words] => 2529 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/236/06236074.pdf [firstpage_image] =>[orig_patent_app_number] => 372972 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4340793 [patent_doc_number] => 06333519 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-12-25 [patent_title] => 'Semiconductor apparatus process for production thereof and liquid crystal apparatus' [patent_app_type] => 1 [patent_app_number] => 9/371536 [patent_app_country] => US [patent_app_date] => 1999-08-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 27 [patent_no_of_words] => 5690 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 179 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/333/06333519.pdf [firstpage_image] =>[orig_patent_app_number] => 371536 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4326155 [patent_doc_number] => 06331729 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-12-18 [patent_title] => 'Chip supporting substrate for semiconductor package, semiconductor device, and method for manufacturing them' [patent_app_type] => 1 [patent_app_number] => 9/297296 [patent_app_country] => US [patent_app_date] => 1999-08-10 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 6 [patent_no_of_words] => 3563 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 170 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/331/06331729.pdf [firstpage_image] =>[orig_patent_app_number] => 297296 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1461342 [patent_doc_number] => 06392253 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-21 [patent_title] => 'Semiconductor device with single crystal films grown on arrayed nucleation sites on amorphous and/or non-single crystal surfaces' [patent_app_type] => B1 [patent_app_number] => 09/370100 [patent_app_country] => US [patent_app_date] => 1999-08-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 9046 [patent_no_of_claims] => 27 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 32 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/392/06392253.pdf [firstpage_image] =>[orig_patent_app_number] => 09370100 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4411115 [patent_doc_number] => 06271599 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-07 [patent_title] => 'Wire interconnect structure for electrically and mechanically connecting an integrated circuit chip to a substrate' [patent_app_type] => 1 [patent_app_number] => 9/366145 [patent_app_country] => US [patent_app_date] => 1999-08-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 7 [patent_no_of_words] => 2903 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 167 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/271/06271599.pdf [firstpage_image] =>[orig_patent_app_number] => 366145 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4387642 [patent_doc_number] => 06294835 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-25 [patent_title] => 'Self-aligned composite insulator with sub-half-micron multilevel high density electrical interconnections and process thereof' [patent_app_type] => 1 [patent_app_number] => 9/365684 [patent_app_country] => US [patent_app_date] => 1999-08-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 18 [patent_no_of_words] => 7249 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 178 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/294/06294835.pdf [firstpage_image] =>[orig_patent_app_number] => 365684 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1442026 [patent_doc_number] => 06335565 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-01 [patent_title] => 'Semiconductor device' [patent_app_type] => B1 [patent_app_number] => 09/319044 [patent_app_country] => US [patent_app_date] => 1999-07-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 91 [patent_figures_cnt] => 94 [patent_no_of_words] => 23576 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 150 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/335/06335565.pdf [firstpage_image] =>[orig_patent_app_number] => 09319044 [rel_patent_id] =>[rel_patent_doc_number] =>)