Fetsum Abraham

Array ( [id] => 6998465 [patent_doc_number] => 20010052643 [patent_country] => US [patent_kind] => A1 [patent_issue_date] => 2001-12-20 [patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING SAME' [patent_app_type] => new [patent_app_number] => 09/324774 [patent_app_country] => US [patent_app_date] => 1999-06-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 11 [patent_no_of_words] => 6050 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 68 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => publication [pdf_file] => publications/A1/0052/20010052643.pdf [firstpage_image] =>[orig_patent_app_number] => 09324774 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4334052 [patent_doc_number] => 06320264 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-20 [patent_title] => 'Interconnect wiring with sidewalls and inter-wiring insulation composed of fluorine' [patent_app_type] => 1 [patent_app_number] => 9/323124 [patent_app_country] => US [patent_app_date] => 1999-06-01 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 11 [patent_figures_cnt] => 15 [patent_no_of_words] => 6246 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 113 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/320/06320264.pdf [firstpage_image] =>[orig_patent_app_number] => 323124 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1495465 [patent_doc_number] => 06342716 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-01-29 [patent_title] => 'Semiconductor device having dot elements as floating gate' [patent_app_type] => B1 [patent_app_number] => 09/320695 [patent_app_country] => US [patent_app_date] => 1999-05-27 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 21 [patent_no_of_words] => 14452 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 131 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/342/06342716.pdf [firstpage_image] =>[orig_patent_app_number] => 09320695 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4324746 [patent_doc_number] => 06249029 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-19 [patent_title] => 'Device method for enhanced avalanche SOI CMOS' [patent_app_type] => 1 [patent_app_number] => 9/320595 [patent_app_country] => US [patent_app_date] => 1999-05-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 1720 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/249/06249029.pdf [firstpage_image] =>[orig_patent_app_number] => 320595 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4365780 [patent_doc_number] => 06255668 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-03 [patent_title] => 'Thin film transistor with inclined eletrode side surfaces' [patent_app_type] => 1 [patent_app_number] => 9/317952 [patent_app_country] => US [patent_app_date] => 1999-05-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 25 [patent_no_of_words] => 3693 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 103 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/255/06255668.pdf [firstpage_image] =>[orig_patent_app_number] => 317952 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1436642 [patent_doc_number] => 06355979 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2002-03-12 [patent_title] => 'Hard mask for copper plasma etch' [patent_app_type] => B2 [patent_app_number] => 09/318474 [patent_app_country] => US [patent_app_date] => 1999-05-25 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 14 [patent_no_of_words] => 1814 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 68 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/355/06355979.pdf [firstpage_image] =>[orig_patent_app_number] => 09318474 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4197485 [patent_doc_number] => 06043536 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-03-28 [patent_title] => 'Semiconductor device' [patent_app_type] => 1 [patent_app_number] => 9/313774 [patent_app_country] => US [patent_app_date] => 1999-05-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 49 [patent_figures_cnt] => 56 [patent_no_of_words] => 16037 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 91 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/043/06043536.pdf [firstpage_image] =>[orig_patent_app_number] => 313774 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4413605 [patent_doc_number] => 06300651 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-10-09 [patent_title] => 'Chip layout for symmetrical-critical elements' [patent_app_type] => 1 [patent_app_number] => 9/313263 [patent_app_country] => US [patent_app_date] => 1999-05-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 2607 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 68 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/300/06300651.pdf [firstpage_image] =>[orig_patent_app_number] => 313263 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7639769 [patent_doc_number] => 06396147 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-28 [patent_title] => 'Semiconductor device with metal-oxide conductors' [patent_app_type] => B1 [patent_app_number] => 09/311994 [patent_app_country] => US [patent_app_date] => 1999-05-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 29 [patent_figures_cnt] => 108 [patent_no_of_words] => 26107 [patent_no_of_claims] => 40 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 5 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/396/06396147.pdf [firstpage_image] =>[orig_patent_app_number] => 09311994 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4293829 [patent_doc_number] => 06211534 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-03 [patent_title] => 'Thin film transistor array and method for fabricating the same' [patent_app_type] => 1 [patent_app_number] => 9/310574 [patent_app_country] => US [patent_app_date] => 1999-05-12 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 15 [patent_figures_cnt] => 19 [patent_no_of_words] => 9485 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 500 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/211/06211534.pdf [firstpage_image] =>[orig_patent_app_number] => 310574 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4318216 [patent_doc_number] => 06316833 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-13 [patent_title] => 'Semiconductor device with multilayer interconnection having HSQ film with implanted fluorine and fluorine preventing liner' [patent_app_type] => 1 [patent_app_number] => 9/305425 [patent_app_country] => US [patent_app_date] => 1999-05-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 7 [patent_no_of_words] => 2364 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 66 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/316/06316833.pdf [firstpage_image] =>[orig_patent_app_number] => 305425 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4424590 [patent_doc_number] => 06225645 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-01 [patent_title] => 'Semiconductor device and method of manufacturing the same' [patent_app_type] => 1 [patent_app_number] => 9/304975 [patent_app_country] => US [patent_app_date] => 1999-05-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 20 [patent_no_of_words] => 9678 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 112 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/225/06225645.pdf [firstpage_image] =>[orig_patent_app_number] => 304975 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 7643532 [patent_doc_number] => 06429509 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-08-06 [patent_title] => 'Integrated circuit with improved interconnect structure and process for making same' [patent_app_type] => B1 [patent_app_number] => 09/304244 [patent_app_country] => US [patent_app_date] => 1999-05-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 25 [patent_no_of_words] => 6179 [patent_no_of_claims] => 45 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 5 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/429/06429509.pdf [firstpage_image] =>[orig_patent_app_number] => 09304244 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1486723 [patent_doc_number] => 06365935 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-04-02 [patent_title] => 'TFT having hydrogen containing buffer and substrate regions' [patent_app_type] => B1 [patent_app_number] => 09/302665 [patent_app_country] => US [patent_app_date] => 1999-04-30 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 13 [patent_no_of_words] => 6148 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 7 [patent_words_short_claim] => 90 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/365/06365935.pdf [firstpage_image] =>[orig_patent_app_number] => 09302665 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4424675 [patent_doc_number] => 06225664 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-01 [patent_title] => 'Dielectrically isolated IC driver having upper-side and lower-side arm drivers and power IC having the same' [patent_app_type] => 1 [patent_app_number] => 9/301596 [patent_app_country] => US [patent_app_date] => 1999-04-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 26 [patent_figures_cnt] => 40 [patent_no_of_words] => 19848 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 262 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/225/06225664.pdf [firstpage_image] =>[orig_patent_app_number] => 301596 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4410421 [patent_doc_number] => 06271540 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-08-07 [patent_title] => 'Thin film transistor with silicon oxynitride film and silicon nitride channel passivation film for preventing a back channel effect and a method for fabricating the same' [patent_app_type] => 1 [patent_app_number] => 9/301933 [patent_app_country] => US [patent_app_date] => 1999-04-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 15 [patent_no_of_words] => 5405 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 92 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/271/06271540.pdf [firstpage_image] =>[orig_patent_app_number] => 301933 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1241553 [patent_doc_number] => 06683376 [patent_country] => US [patent_kind] => B2 [patent_issue_date] => 2004-01-27 [patent_title] => 'Direct bonding of small parts and module of combined small parts without an intermediate layer inbetween' [patent_app_type] => B2 [patent_app_number] => 09/297288 [patent_app_country] => US [patent_app_date] => 1999-04-29 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 13 [patent_no_of_words] => 6214 [patent_no_of_claims] => 5 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 84 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/683/06683376.pdf [firstpage_image] =>[orig_patent_app_number] => 09297288 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4414436 [patent_doc_number] => 06265777 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-24 [patent_title] => 'Semiconductor device with a low resistance wiring layer composed of a polysilicon and a refractory metal' [patent_app_type] => 1 [patent_app_number] => 9/299076 [patent_app_country] => US [patent_app_date] => 1999-04-26 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 12 [patent_no_of_words] => 4567 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 86 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/265/06265777.pdf [firstpage_image] =>[orig_patent_app_number] => 299076 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4413152 [patent_doc_number] => 06239494 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-05-29 [patent_title] => 'Wire bonding CU interconnects' [patent_app_type] => 1 [patent_app_number] => 9/295357 [patent_app_country] => US [patent_app_date] => 1999-04-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 4 [patent_no_of_words] => 3027 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 50 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/239/06239494.pdf [firstpage_image] =>[orig_patent_app_number] => 295357 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4266225 [patent_doc_number] => 06259160 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-07-10 [patent_title] => 'Apparatus and method of encapsulated copper (Cu) Interconnect formation' [patent_app_type] => 1 [patent_app_number] => 9/296054 [patent_app_country] => US [patent_app_date] => 1999-04-21 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 5 [patent_no_of_words] => 2986 [patent_no_of_claims] => 6 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 228 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/259/06259160.pdf [firstpage_image] =>[orig_patent_app_number] => 296054 [rel_patent_id] =>[rel_patent_doc_number] =>)