
Fetsum Abraham
Examiner (ID: 1991)
| Most Active Art Unit | 2826 |
| Art Unit(s) | 2818, 2508, 2826, 2811, 2825, 2515 |
| Total Applications | 1055 |
| Issued Applications | 981 |
| Pending Applications | 32 |
| Abandoned Applications | 42 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 4111428
[patent_doc_number] => 06023089
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-02-08
[patent_title] => 'Semiconductor memory device having a SOI structure'
[patent_app_type] => 1
[patent_app_number] => 9/134736
[patent_app_country] => US
[patent_app_date] => 1998-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 3151
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/023/06023089.pdf
[firstpage_image] =>[orig_patent_app_number] => 134736
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/134736 | Semiconductor memory device having a SOI structure | Aug 13, 1998 | Issued |
Array
(
[id] => 4152166
[patent_doc_number] => 06064105
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-05-16
[patent_title] => 'Data retention of EEPROM cell with shallow trench isolation using thicker liner oxide'
[patent_app_type] => 1
[patent_app_number] => 9/134174
[patent_app_country] => US
[patent_app_date] => 1998-08-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 19
[patent_no_of_words] => 3615
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 247
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/064/06064105.pdf
[firstpage_image] =>[orig_patent_app_number] => 134174
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/134174 | Data retention of EEPROM cell with shallow trench isolation using thicker liner oxide | Aug 13, 1998 | Issued |
| 09/132894 | SEMICONDUCTOR DEVICE AND FABRICATING THE SAME | Aug 11, 1998 | Abandoned |
Array
(
[id] => 4317868
[patent_doc_number] => 06316808
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-11-13
[patent_title] => 'T-Gate transistor with improved SOI body contact structure'
[patent_app_type] => 1
[patent_app_number] => 9/130356
[patent_app_country] => US
[patent_app_date] => 1998-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 17
[patent_no_of_words] => 2812
[patent_no_of_claims] => 3
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 223
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/316/06316808.pdf
[firstpage_image] =>[orig_patent_app_number] => 130356
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/130356 | T-Gate transistor with improved SOI body contact structure | Aug 6, 1998 | Issued |
Array
(
[id] => 4158904
[patent_doc_number] => 06124615
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-09-26
[patent_title] => 'Stacked semiconductor structure for high integration of an integrated circuit with junction devices'
[patent_app_type] => 1
[patent_app_number] => 9/130875
[patent_app_country] => US
[patent_app_date] => 1998-08-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 2
[patent_no_of_words] => 2255
[patent_no_of_claims] => 23
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 147
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/124/06124615.pdf
[firstpage_image] =>[orig_patent_app_number] => 130875
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/130875 | Stacked semiconductor structure for high integration of an integrated circuit with junction devices | Aug 6, 1998 | Issued |
Array
(
[id] => 1480682
[patent_doc_number] => 06452271
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2002-09-17
[patent_title] => 'Interconnect component for a semiconductor die including a ruthenium layer and a method for its fabrication'
[patent_app_type] => B2
[patent_app_number] => 09/127041
[patent_app_country] => US
[patent_app_date] => 1998-07-31
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 2817
[patent_no_of_claims] => 37
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 31
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/452/06452271.pdf
[firstpage_image] =>[orig_patent_app_number] => 09127041
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/127041 | Interconnect component for a semiconductor die including a ruthenium layer and a method for its fabrication | Jul 30, 1998 | Issued |
Array
(
[id] => 4366671
[patent_doc_number] => 06255731
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-07-03
[patent_title] => 'SOI bonding structure'
[patent_app_type] => 1
[patent_app_number] => 9/123364
[patent_app_country] => US
[patent_app_date] => 1998-07-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 49
[patent_no_of_words] => 14490
[patent_no_of_claims] => 58
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/255/06255731.pdf
[firstpage_image] =>[orig_patent_app_number] => 123364
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/123364 | SOI bonding structure | Jul 27, 1998 | Issued |
Array
(
[id] => 6221871
[patent_doc_number] => 20020003259
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2002-01-10
[patent_title] => 'SEMICONDUCTOR DEVICE AND METHOD OF FABRICATING SAME'
[patent_app_type] => new
[patent_app_number] => 09/122863
[patent_app_country] => US
[patent_app_date] => 1998-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 3722
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 39
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0003/20020003259.pdf
[firstpage_image] =>[orig_patent_app_number] => 09122863
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/122863 | SOI based transistor inside an insulation layer with conductive bump on the insulation layer | Jul 26, 1998 | Issued |
Array
(
[id] => 4144980
[patent_doc_number] => 06060731
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-05-09
[patent_title] => 'Insulated-gate semiconductor device having a contact region in electrical contact with a body region and a source region'
[patent_app_type] => 1
[patent_app_number] => 9/122800
[patent_app_country] => US
[patent_app_date] => 1998-07-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 10
[patent_figures_cnt] => 3
[patent_no_of_words] => 5858
[patent_no_of_claims] => 11
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 140
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/060/06060731.pdf
[firstpage_image] =>[orig_patent_app_number] => 122800
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/122800 | Insulated-gate semiconductor device having a contact region in electrical contact with a body region and a source region | Jul 26, 1998 | Issued |
Array
(
[id] => 4350881
[patent_doc_number] => 06285056
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-09-04
[patent_title] => 'Conductivity enhanced MOS-gated semiconductor devices'
[patent_app_type] => 1
[patent_app_number] => 9/114769
[patent_app_country] => US
[patent_app_date] => 1998-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 7531
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 127
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/285/06285056.pdf
[firstpage_image] =>[orig_patent_app_number] => 114769
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/114769 | Conductivity enhanced MOS-gated semiconductor devices | Jul 13, 1998 | Issued |
Array
(
[id] => 4176603
[patent_doc_number] => 06140680
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-10-31
[patent_title] => 'Integrated power semiconductor transistor with current sensing'
[patent_app_type] => 1
[patent_app_number] => 9/115436
[patent_app_country] => US
[patent_app_date] => 1998-07-14
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 6
[patent_no_of_words] => 3031
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 84
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/140/06140680.pdf
[firstpage_image] =>[orig_patent_app_number] => 115436
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/115436 | Integrated power semiconductor transistor with current sensing | Jul 13, 1998 | Issued |
Array
(
[id] => 1232330
[patent_doc_number] => 06693299
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-02-17
[patent_title] => 'Semiconductor device and method of manufacturing the same'
[patent_app_type] => B1
[patent_app_number] => 09/115094
[patent_app_country] => US
[patent_app_date] => 1998-07-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 50
[patent_no_of_words] => 15108
[patent_no_of_claims] => 68
[patent_no_of_ind_claims] => 5
[patent_words_short_claim] => 145
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/693/06693299.pdf
[firstpage_image] =>[orig_patent_app_number] => 09115094
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/115094 | Semiconductor device and method of manufacturing the same | Jul 12, 1998 | Issued |
Array
(
[id] => 4108094
[patent_doc_number] => 06100547
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-08-08
[patent_title] => 'Field effect type semiconductor device and method of fabricating the same'
[patent_app_type] => 1
[patent_app_number] => 9/113386
[patent_app_country] => US
[patent_app_date] => 1998-07-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 27
[patent_no_of_words] => 6370
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 103
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/100/06100547.pdf
[firstpage_image] =>[orig_patent_app_number] => 113386
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/113386 | Field effect type semiconductor device and method of fabricating the same | Jul 9, 1998 | Issued |
Array
(
[id] => 4282050
[patent_doc_number] => 06281521
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-08-28
[patent_title] => 'Silicon carbide horizontal channel buffered gate semiconductor devices'
[patent_app_type] => 1
[patent_app_number] => 9/112686
[patent_app_country] => US
[patent_app_date] => 1998-07-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 6268
[patent_no_of_claims] => 33
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/281/06281521.pdf
[firstpage_image] =>[orig_patent_app_number] => 112686
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/112686 | Silicon carbide horizontal channel buffered gate semiconductor devices | Jul 8, 1998 | Issued |
Array
(
[id] => 3918114
[patent_doc_number] => 06002154
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 1999-12-14
[patent_title] => 'High-frequency MOSFET'
[patent_app_type] => 1
[patent_app_number] => 9/111774
[patent_app_country] => US
[patent_app_date] => 1998-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 13
[patent_no_of_words] => 2919
[patent_no_of_claims] => 7
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 111
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/002/06002154.pdf
[firstpage_image] =>[orig_patent_app_number] => 111774
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/111774 | High-frequency MOSFET | Jul 7, 1998 | Issued |
Array
(
[id] => 4163268
[patent_doc_number] => 06114742
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-09-05
[patent_title] => 'Semiconductor device including crystal defect'
[patent_app_type] => 1
[patent_app_number] => 9/111784
[patent_app_country] => US
[patent_app_date] => 1998-07-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 17
[patent_figures_cnt] => 29
[patent_no_of_words] => 5289
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 123
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/114/06114742.pdf
[firstpage_image] =>[orig_patent_app_number] => 111784
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/111784 | Semiconductor device including crystal defect | Jul 7, 1998 | Issued |
Array
(
[id] => 4333447
[patent_doc_number] => 06320224
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2001-11-20
[patent_title] => 'Method for producing a semiconductor integrated circuit including a thin film transistor and a capacitor'
[patent_app_type] => 1
[patent_app_number] => 9/110895
[patent_app_country] => US
[patent_app_date] => 1998-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 25
[patent_no_of_words] => 4948
[patent_no_of_claims] => 49
[patent_no_of_ind_claims] => 8
[patent_words_short_claim] => 129
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/320/06320224.pdf
[firstpage_image] =>[orig_patent_app_number] => 110895
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/110895 | Method for producing a semiconductor integrated circuit including a thin film transistor and a capacitor | Jul 6, 1998 | Issued |
Array
(
[id] => 4203396
[patent_doc_number] => 06013929
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-01-11
[patent_title] => 'Thin film transistor, having a nitride film on the gate insulation layer and an organic resin interlayer film on the transistor'
[patent_app_type] => 1
[patent_app_number] => 9/110894
[patent_app_country] => US
[patent_app_date] => 1998-07-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 15
[patent_no_of_words] => 4331
[patent_no_of_claims] => 19
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 170
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/013/06013929.pdf
[firstpage_image] =>[orig_patent_app_number] => 110894
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/110894 | Thin film transistor, having a nitride film on the gate insulation layer and an organic resin interlayer film on the transistor | Jul 6, 1998 | Issued |
| 09/109758 | SEMICONDUCTOR DEVICE | Jul 1, 1998 | Abandoned |
Array
(
[id] => 4139312
[patent_doc_number] => 06121632
[patent_country] => US
[patent_kind] => NA
[patent_issue_date] => 2000-09-19
[patent_title] => 'Thin-film transistor array and method for manufacturing same'
[patent_app_type] => 1
[patent_app_number] => 9/092944
[patent_app_country] => US
[patent_app_date] => 1998-06-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 26
[patent_figures_cnt] => 26
[patent_no_of_words] => 9056
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 10
[patent_words_short_claim] => 168
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/121/06121632.pdf
[firstpage_image] =>[orig_patent_app_number] => 092944
[rel_patent_id] =>[rel_patent_doc_number] =>) 09/092944 | Thin-film transistor array and method for manufacturing same | Jun 7, 1998 | Issued |