
Fetsum Abraham
Examiner (ID: 907)
| Most Active Art Unit | 2826 |
| Art Unit(s) | 2508, 2825, 2811, 2818, 2515, 2826 |
| Total Applications | 1055 |
| Issued Applications | 981 |
| Pending Applications | 32 |
| Abandoned Applications | 42 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 7174160
[patent_doc_number] => 20040201065
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-10-14
[patent_title] => 'Deep N wells in triple well structures and method for fabricating same'
[patent_app_type] => new
[patent_app_number] => 10/411054
[patent_app_country] => US
[patent_app_date] => 2003-04-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3313
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 87
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0201/20040201065.pdf
[firstpage_image] =>[orig_patent_app_number] => 10411054
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/411054 | Deep N wells in triple well structures and method for fabricating same | Apr 8, 2003 | Issued |
Array
(
[id] => 6662110
[patent_doc_number] => 20030201436
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-10-30
[patent_title] => 'Thin-film transistor display devices'
[patent_app_type] => new
[patent_app_number] => 10/406668
[patent_app_country] => US
[patent_app_date] => 2003-04-03
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 4050
[patent_no_of_claims] => 32
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 68
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0201/20030201436.pdf
[firstpage_image] =>[orig_patent_app_number] => 10406668
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/406668 | Thin-film transistor display devices | Apr 2, 2003 | Issued |
Array
(
[id] => 1171899
[patent_doc_number] => 06753562
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-06-22
[patent_title] => 'Spin transistor magnetic random access memory device'
[patent_app_type] => B1
[patent_app_number] => 10/401203
[patent_app_country] => US
[patent_app_date] => 2003-03-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 5894
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 42
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/753/06753562.pdf
[firstpage_image] =>[orig_patent_app_number] => 10401203
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/401203 | Spin transistor magnetic random access memory device | Mar 26, 2003 | Issued |
Array
(
[id] => 1056802
[patent_doc_number] => 06855968
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2005-02-15
[patent_title] => 'High-speed photon detector and no cost method of forming the detector'
[patent_app_type] => utility
[patent_app_number] => 10/356423
[patent_app_country] => US
[patent_app_date] => 2003-01-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 2261
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 95
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/855/06855968.pdf
[firstpage_image] =>[orig_patent_app_number] => 10356423
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/356423 | High-speed photon detector and no cost method of forming the detector | Jan 29, 2003 | Issued |
Array
(
[id] => 7283662
[patent_doc_number] => 20040145053
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-07-29
[patent_title] => 'SELF-ASSEMBLED NANOBUMP ARRAY STRUCTURES AND A METHOD TO FABRICATE SUCH STRUCTURES'
[patent_app_type] => new
[patent_app_number] => 10/353756
[patent_app_country] => US
[patent_app_date] => 2003-01-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 15
[patent_no_of_words] => 7761
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 75
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0145/20040145053.pdf
[firstpage_image] =>[orig_patent_app_number] => 10353756
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/353756 | Self-assembled nanobump array stuctures and a method to fabricate such structures | Jan 27, 2003 | Issued |
Array
(
[id] => 1159291
[patent_doc_number] => 06762436
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-07-13
[patent_title] => 'Double-side display structure for transparent organic light emitting diodes and method of manufacturing the same'
[patent_app_type] => B1
[patent_app_number] => 10/347244
[patent_app_country] => US
[patent_app_date] => 2003-01-21
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 5
[patent_no_of_words] => 2130
[patent_no_of_claims] => 13
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 117
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/762/06762436.pdf
[firstpage_image] =>[orig_patent_app_number] => 10347244
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/347244 | Double-side display structure for transparent organic light emitting diodes and method of manufacturing the same | Jan 20, 2003 | Issued |
Array
(
[id] => 1149026
[patent_doc_number] => 06770494
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-08-03
[patent_title] => 'Process of compensating for layer thickness by determining device parameters on different surface areas of a substrate'
[patent_app_type] => B1
[patent_app_number] => 10/342634
[patent_app_country] => US
[patent_app_date] => 2003-01-15
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 3
[patent_figures_cnt] => 7
[patent_no_of_words] => 2031
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 115
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/770/06770494.pdf
[firstpage_image] =>[orig_patent_app_number] => 10342634
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/342634 | Process of compensating for layer thickness by determining device parameters on different surface areas of a substrate | Jan 14, 2003 | Issued |
Array
(
[id] => 6739063
[patent_doc_number] => 20030156432
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-08-21
[patent_title] => 'Matrix converter for transforming electrical energy'
[patent_app_type] => new
[patent_app_number] => 10/340724
[patent_app_country] => US
[patent_app_date] => 2003-01-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 2621
[patent_no_of_claims] => 9
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 92
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0156/20030156432.pdf
[firstpage_image] =>[orig_patent_app_number] => 10340724
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/340724 | Matrix converter for transforming electrical energy | Jan 12, 2003 | Issued |
Array
(
[id] => 7456964
[patent_doc_number] => 20040119136
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-06-24
[patent_title] => 'BIPOLAR TRANSISTOR HAVING A MAJORITY-CARRIER ACCUMULATION LAYER AS SUBCOLLECTOR'
[patent_app_type] => new
[patent_app_number] => 10/328694
[patent_app_country] => US
[patent_app_date] => 2002-12-24
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 2702
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 139
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0119/20040119136.pdf
[firstpage_image] =>[orig_patent_app_number] => 10328694
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/328694 | SOI based bipolar transistor having a majority carrier accumulation layer as subcollector | Dec 23, 2002 | Issued |
Array
(
[id] => 1102689
[patent_doc_number] => 06815772
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-11-09
[patent_title] => 'Dual gate MOSFET'
[patent_app_type] => B2
[patent_app_number] => 10/320404
[patent_app_country] => US
[patent_app_date] => 2002-12-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 30
[patent_no_of_words] => 7010
[patent_no_of_claims] => 58
[patent_no_of_ind_claims] => 14
[patent_words_short_claim] => 124
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/815/06815772.pdf
[firstpage_image] =>[orig_patent_app_number] => 10320404
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/320404 | Dual gate MOSFET | Dec 16, 2002 | Issued |
Array
(
[id] => 6758804
[patent_doc_number] => 20030122165
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-07-03
[patent_title] => 'TFT type optical detecting sensor implementing different TFTs and the fabricating method thereof'
[patent_app_type] => new
[patent_app_number] => 10/319637
[patent_app_country] => US
[patent_app_date] => 2002-12-16
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 3250
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 86
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0122/20030122165.pdf
[firstpage_image] =>[orig_patent_app_number] => 10319637
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/319637 | TFT type optical detecting sensor implementing different TFTs and the fabricating method thereof | Dec 15, 2002 | Issued |
Array
(
[id] => 6708923
[patent_doc_number] => 20030168672
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2003-09-11
[patent_title] => 'Semiconductor device and the method of manufacturing thereof'
[patent_app_type] => new
[patent_app_number] => 10/318244
[patent_app_country] => US
[patent_app_date] => 2002-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 6009
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 200
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0168/20030168672.pdf
[firstpage_image] =>[orig_patent_app_number] => 10318244
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/318244 | Compound semiconductor having a doped layer between the gate and an ohmic contact of an active region | Dec 12, 2002 | Issued |
Array
(
[id] => 7301159
[patent_doc_number] => 20040113136
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-06-17
[patent_title] => 'PHASE CHANGE MEMORY AND METHOD THEREFOR'
[patent_app_type] => new
[patent_app_number] => 10/319753
[patent_app_country] => US
[patent_app_date] => 2002-12-13
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 14
[patent_figures_cnt] => 14
[patent_no_of_words] => 5231
[patent_no_of_claims] => 26
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 47
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0113/20040113136.pdf
[firstpage_image] =>[orig_patent_app_number] => 10319753
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/319753 | Phase change memory device on a planar composite layer | Dec 12, 2002 | Issued |
Array
(
[id] => 935631
[patent_doc_number] => 06974981
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-12-13
[patent_title] => 'Isolation structures for imposing stress patterns'
[patent_app_type] => utility
[patent_app_number] => 10/318600
[patent_app_country] => US
[patent_app_date] => 2002-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 9
[patent_no_of_words] => 4315
[patent_no_of_claims] => 2
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 183
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/974/06974981.pdf
[firstpage_image] =>[orig_patent_app_number] => 10318600
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/318600 | Isolation structures for imposing stress patterns | Dec 11, 2002 | Issued |
Array
(
[id] => 1207057
[patent_doc_number] => 06717216
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-04-06
[patent_title] => 'SOI based field effect transistor having a compressive film in undercut area under the channel and a method of making the device'
[patent_app_type] => B1
[patent_app_number] => 10/318601
[patent_app_country] => US
[patent_app_date] => 2002-12-12
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 25
[patent_no_of_words] => 3461
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 48
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/717/06717216.pdf
[firstpage_image] =>[orig_patent_app_number] => 10318601
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/318601 | SOI based field effect transistor having a compressive film in undercut area under the channel and a method of making the device | Dec 11, 2002 | Issued |
Array
(
[id] => 1149180
[patent_doc_number] => 06770512
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2004-08-03
[patent_title] => 'Method and system for using TMAH for staining copper silicon on insulator semiconductor device cross sections'
[patent_app_type] => B1
[patent_app_number] => 10/316592
[patent_app_country] => US
[patent_app_date] => 2002-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 2
[patent_figures_cnt] => 4
[patent_no_of_words] => 2382
[patent_no_of_claims] => 5
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 112
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/770/06770512.pdf
[firstpage_image] =>[orig_patent_app_number] => 10316592
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/316592 | Method and system for using TMAH for staining copper silicon on insulator semiconductor device cross sections | Dec 9, 2002 | Issued |
Array
(
[id] => 7627910
[patent_doc_number] => 06806527
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-10-19
[patent_title] => 'Recessed magnetic storage element and method of formation'
[patent_app_type] => B2
[patent_app_number] => 10/315053
[patent_app_country] => US
[patent_app_date] => 2002-12-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 15
[patent_figures_cnt] => 31
[patent_no_of_words] => 5164
[patent_no_of_claims] => 30
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 6
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/806/06806527.pdf
[firstpage_image] =>[orig_patent_app_number] => 10315053
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/315053 | Recessed magnetic storage element and method of formation | Dec 9, 2002 | Issued |
Array
(
[id] => 1034984
[patent_doc_number] => 06876009
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2005-04-05
[patent_title] => 'Nitride semiconductor device and a process of manufacturing the same'
[patent_app_type] => utility
[patent_app_number] => 10/314444
[patent_app_country] => US
[patent_app_date] => 2002-12-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 10
[patent_no_of_words] => 9936
[patent_no_of_claims] => 34
[patent_no_of_ind_claims] => 6
[patent_words_short_claim] => 49
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/876/06876009.pdf
[firstpage_image] =>[orig_patent_app_number] => 10314444
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/314444 | Nitride semiconductor device and a process of manufacturing the same | Dec 8, 2002 | Issued |
Array
(
[id] => 7286395
[patent_doc_number] => 20040108532
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2004-06-10
[patent_title] => 'Embedded DRAM gain memory cell'
[patent_app_type] => new
[patent_app_number] => 10/309873
[patent_app_country] => US
[patent_app_date] => 2002-12-04
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 9
[patent_figures_cnt] => 9
[patent_no_of_words] => 5450
[patent_no_of_claims] => 52
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 37
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] => publications/A1/0108/20040108532.pdf
[firstpage_image] =>[orig_patent_app_number] => 10309873
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/309873 | Embedded DRAM gain memory cell having MOS transistor body provided with a bi-polar transistor charge injecting means | Dec 3, 2002 | Issued |
Array
(
[id] => 1182025
[patent_doc_number] => 06740921
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2004-05-25
[patent_title] => 'Semiconductor memory cell and method of forming same'
[patent_app_type] => B2
[patent_app_number] => 10/307373
[patent_app_country] => US
[patent_app_date] => 2002-12-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 16
[patent_figures_cnt] => 34
[patent_no_of_words] => 4999
[patent_no_of_claims] => 15
[patent_no_of_ind_claims] => 4
[patent_words_short_claim] => 102
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] => patents/06/740/06740921.pdf
[firstpage_image] =>[orig_patent_app_number] => 10307373
[rel_patent_id] =>[rel_patent_doc_number] =>) 10/307373 | Semiconductor memory cell and method of forming same | Dec 1, 2002 | Issued |