Frank Niranjan

Array ( [id] => 3018466 [patent_doc_number] => 05355322 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-10-11 [patent_title] => 'Automatic routing method and device' [patent_app_type] => 1 [patent_app_number] => 7/755436 [patent_app_country] => US [patent_app_date] => 1991-09-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 10 [patent_no_of_words] => 2334 [patent_no_of_claims] => 9 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 93 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/355/05355322.pdf [firstpage_image] =>[orig_patent_app_number] => 755436 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3125336 [patent_doc_number] => 05410490 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-04-25 [patent_title] => 'Electromigration verification method and apparatus' [patent_app_type] => 1 [patent_app_number] => 7/753521 [patent_app_country] => US [patent_app_date] => 1991-09-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 4069 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 102 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/410/05410490.pdf [firstpage_image] =>[orig_patent_app_number] => 753521 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3039087 [patent_doc_number] => 05349536 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-09-20 [patent_title] => 'Method for optimally placing components of a VLSI circuit' [patent_app_type] => 1 [patent_app_number] => 7/747542 [patent_app_country] => US [patent_app_date] => 1991-08-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 2389 [patent_no_of_claims] => 20 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 165 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/349/05349536.pdf [firstpage_image] =>[orig_patent_app_number] => 747542 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3008759 [patent_doc_number] => 05359538 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-10-25 [patent_title] => 'Method for regular placement of data path components in VLSI circuits' [patent_app_type] => 1 [patent_app_number] => 7/747541 [patent_app_country] => US [patent_app_date] => 1991-08-20 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 2 [patent_figures_cnt] => 2 [patent_no_of_words] => 3230 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 111 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/359/05359538.pdf [firstpage_image] =>[orig_patent_app_number] => 747541 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2903699 [patent_doc_number] => 05270933 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1993-12-14 [patent_title] => 'Circuit configuration for a brake system with anti-lock control and/or traction slip control' [patent_app_type] => 1 [patent_app_number] => 7/752615 [patent_app_country] => US [patent_app_date] => 1991-08-14 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 1 [patent_figures_cnt] => 1 [patent_no_of_words] => 2658 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 216 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/270/05270933.pdf [firstpage_image] =>[orig_patent_app_number] => 752615 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3020663 [patent_doc_number] => 05282147 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-01-25 [patent_title] => 'Method and apparatus for optimizing a logic network' [patent_app_type] => 1 [patent_app_number] => 7/739923 [patent_app_country] => US [patent_app_date] => 1991-08-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 19 [patent_figures_cnt] => 41 [patent_no_of_words] => 7907 [patent_no_of_claims] => 16 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 243 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/282/05282147.pdf [firstpage_image] =>[orig_patent_app_number] => 739923 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3462723 [patent_doc_number] => 05379233 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-01-03 [patent_title] => 'Method and structure for improving patterning design for processing' [patent_app_type] => 1 [patent_app_number] => 7/732843 [patent_app_country] => US [patent_app_date] => 1991-07-19 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 6 [patent_no_of_words] => 3355 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 68 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/379/05379233.pdf [firstpage_image] =>[orig_patent_app_number] => 732843 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 2830558 [patent_doc_number] => 05173866 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1992-12-22 [patent_title] => 'Automated trash management system' [patent_app_type] => 1 [patent_app_number] => 7/731301 [patent_app_country] => US [patent_app_date] => 1991-07-16 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 18 [patent_no_of_words] => 8473 [patent_no_of_claims] => 3 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 144 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/173/05173866.pdf [firstpage_image] =>[orig_patent_app_number] => 731301 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3000934 [patent_doc_number] => 05347466 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-09-13 [patent_title] => 'Method and apparatus for power plant simulation and optimization' [patent_app_type] => 1 [patent_app_number] => 7/731204 [patent_app_country] => US [patent_app_date] => 1991-07-15 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 24 [patent_figures_cnt] => 21 [patent_no_of_words] => 10875 [patent_no_of_claims] => 8 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 259 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/347/05347466.pdf [firstpage_image] =>[orig_patent_app_number] => 731204 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3079734 [patent_doc_number] => 05361214 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1994-11-01 [patent_title] => 'Method for automatically determining wiring routes' [patent_app_type] => 1 [patent_app_number] => 7/727431 [patent_app_country] => US [patent_app_date] => 1991-07-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 16 [patent_figures_cnt] => 48 [patent_no_of_words] => 9167 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 115 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/361/05361214.pdf [firstpage_image] =>[orig_patent_app_number] => 727431 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3421120 [patent_doc_number] => 05412580 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1995-05-02 [patent_title] => 'Pseudo-random vector generated testable counter' [patent_app_type] => 1 [patent_app_number] => 7/725124 [patent_app_country] => US [patent_app_date] => 1991-07-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 4388 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 162 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/412/05412580.pdf [firstpage_image] =>[orig_patent_app_number] => 725124 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3576530 [patent_doc_number] => 05485396 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-01-16 [patent_title] => 'Symbolic routing guidance for wire networks in VLSI circuits' [patent_app_type] => 1 [patent_app_number] => 7/723109 [patent_app_country] => US [patent_app_date] => 1991-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 2358 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/485/05485396.pdf [firstpage_image] =>[orig_patent_app_number] => 723109 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 3586763 [patent_doc_number] => 05524082 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 1996-06-04 [patent_title] => 'Redundancy removal using quasi-algebraic methods' [patent_app_type] => 1 [patent_app_number] => 7/723121 [patent_app_country] => US [patent_app_date] => 1991-06-28 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 10 [patent_figures_cnt] => 12 [patent_no_of_words] => 6597 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 105 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/05/524/05524082.pdf [firstpage_image] =>[orig_patent_app_number] => 723121 [rel_patent_id] =>[rel_patent_doc_number] =>)