Fred Tzeng

Array ( [id] => 4238586 [patent_doc_number] => 06088741 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-07-11 [patent_title] => 'Storage medium system which uses a contactless memory card' [patent_app_type] => 1 [patent_app_number] => 8/981785 [patent_app_country] => US [patent_app_date] => 1998-03-09 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 9 [patent_no_of_words] => 11655 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 152 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/088/06088741.pdf [firstpage_image] =>[orig_patent_app_number] => 981785 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4260353 [patent_doc_number] => 06167496 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-12-26 [patent_title] => 'Data stream optimization system for video on demand' [patent_app_type] => 1 [patent_app_number] => 9/025167 [patent_app_country] => US [patent_app_date] => 1998-02-18 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 4 [patent_no_of_words] => 3825 [patent_no_of_claims] => 10 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 154 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/167/06167496.pdf [firstpage_image] =>[orig_patent_app_number] => 025167 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4426903 [patent_doc_number] => 06195729 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-27 [patent_title] => 'Deallocation with cache update protocol (L2 evictions)' [patent_app_type] => 1 [patent_app_number] => 9/024317 [patent_app_country] => US [patent_app_date] => 1998-02-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3375 [patent_no_of_claims] => 14 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 173 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/195/06195729.pdf [firstpage_image] =>[orig_patent_app_number] => 024317 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4269212 [patent_doc_number] => 06138218 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-24 [patent_title] => 'Forward progress on retried snoop hits by altering the coherency state of a local cache' [patent_app_type] => 1 [patent_app_number] => 9/024616 [patent_app_country] => US [patent_app_date] => 1998-02-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 6 [patent_no_of_words] => 5019 [patent_no_of_claims] => 28 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 96 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/138/06138218.pdf [firstpage_image] =>[orig_patent_app_number] => 024616 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4292220 [patent_doc_number] => 06247098 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-06-12 [patent_title] => 'Cache coherency protocol with selectively implemented tagged state' [patent_app_type] => 1 [patent_app_number] => 9/024381 [patent_app_country] => US [patent_app_date] => 1998-02-17 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 4 [patent_figures_cnt] => 5 [patent_no_of_words] => 10478 [patent_no_of_claims] => 19 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 176 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/247/06247098.pdf [firstpage_image] =>[orig_patent_app_number] => 024381 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4223826 [patent_doc_number] => 06078990 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-06-20 [patent_title] => 'Volume set configuration using a single operational view' [patent_app_type] => 1 [patent_app_number] => 9/020163 [patent_app_country] => US [patent_app_date] => 1998-02-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 20 [patent_no_of_words] => 27829 [patent_no_of_claims] => 21 [patent_no_of_ind_claims] => 5 [patent_words_short_claim] => 148 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/078/06078990.pdf [firstpage_image] =>[orig_patent_app_number] => 020163 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 1601968 [patent_doc_number] => 06385689 [patent_country] => US [patent_kind] => B1 [patent_issue_date] => 2002-05-07 [patent_title] => 'Memory and a data processor including a memory' [patent_app_type] => B1 [patent_app_number] => 09/020088 [patent_app_country] => US [patent_app_date] => 1998-02-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 11 [patent_no_of_words] => 4142 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 81 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/385/06385689.pdf [firstpage_image] =>[orig_patent_app_number] => 09020088 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4162439 [patent_doc_number] => 06032238 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-02-29 [patent_title] => 'Overlapped DMA line transfers' [patent_app_type] => 1 [patent_app_number] => 9/020123 [patent_app_country] => US [patent_app_date] => 1998-02-06 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 3 [patent_figures_cnt] => 3 [patent_no_of_words] => 3634 [patent_no_of_claims] => 12 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 195 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/032/06032238.pdf [firstpage_image] =>[orig_patent_app_number] => 020123 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4351826 [patent_doc_number] => 06314493 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-11-06 [patent_title] => 'Branch history cache' [patent_app_type] => 1 [patent_app_number] => 9/018688 [patent_app_country] => US [patent_app_date] => 1998-02-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 8 [patent_figures_cnt] => 8 [patent_no_of_words] => 10217 [patent_no_of_claims] => 33 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 233 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/314/06314493.pdf [firstpage_image] =>[orig_patent_app_number] => 018688 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4192550 [patent_doc_number] => 06141734 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-31 [patent_title] => 'Method and apparatus for optimizing the performance of LDxL and STxC interlock instructions in the context of a write invalidate protocol' [patent_app_type] => 1 [patent_app_number] => 9/017752 [patent_app_country] => US [patent_app_date] => 1998-02-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 7 [patent_figures_cnt] => 7 [patent_no_of_words] => 5319 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 298 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/141/06141734.pdf [firstpage_image] =>[orig_patent_app_number] => 017752 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4371245 [patent_doc_number] => 06216214 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-04-10 [patent_title] => 'Apparatus and method for a virtual hashed page table' [patent_app_type] => 1 [patent_app_number] => 9/018326 [patent_app_country] => US [patent_app_date] => 1998-02-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 9 [patent_figures_cnt] => 11 [patent_no_of_words] => 6000 [patent_no_of_claims] => 17 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 119 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/216/06216214.pdf [firstpage_image] =>[orig_patent_app_number] => 018326 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4374133 [patent_doc_number] => 06292878 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-09-18 [patent_title] => 'Data recorder and method of access to data recorder' [patent_app_type] => 1 [patent_app_number] => 9/017675 [patent_app_country] => US [patent_app_date] => 1998-02-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 18 [patent_figures_cnt] => 19 [patent_no_of_words] => 11057 [patent_no_of_claims] => 25 [patent_no_of_ind_claims] => 10 [patent_words_short_claim] => 31 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/292/06292878.pdf [firstpage_image] =>[orig_patent_app_number] => 017675 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4379586 [patent_doc_number] => 06192450 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-20 [patent_title] => 'Destage of data for write cache' [patent_app_type] => 1 [patent_app_number] => 9/018175 [patent_app_country] => US [patent_app_date] => 1998-02-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 7 [patent_no_of_words] => 12103 [patent_no_of_claims] => 46 [patent_no_of_ind_claims] => 6 [patent_words_short_claim] => 106 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/192/06192450.pdf [firstpage_image] =>[orig_patent_app_number] => 018175 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4255108 [patent_doc_number] => 06119209 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-09-12 [patent_title] => 'Backup directory for a write cache' [patent_app_type] => 1 [patent_app_number] => 9/017830 [patent_app_country] => US [patent_app_date] => 1998-02-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 14 [patent_figures_cnt] => 14 [patent_no_of_words] => 11658 [patent_no_of_claims] => 18 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/119/06119209.pdf [firstpage_image] =>[orig_patent_app_number] => 017830 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4198977 [patent_doc_number] => 06038635 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-03-14 [patent_title] => 'Microcomputer containing flash EEPROM therein' [patent_app_type] => 1 [patent_app_number] => 9/017878 [patent_app_country] => US [patent_app_date] => 1998-02-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 13 [patent_figures_cnt] => 15 [patent_no_of_words] => 5403 [patent_no_of_claims] => 4 [patent_no_of_ind_claims] => 1 [patent_words_short_claim] => 210 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/038/06038635.pdf [firstpage_image] =>[orig_patent_app_number] => 017878 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4147535 [patent_doc_number] => 06128706 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-10-03 [patent_title] => 'Apparatus and method for a load bias--load with intent to semaphore' [patent_app_type] => 1 [patent_app_number] => 9/018165 [patent_app_country] => US [patent_app_date] => 1998-02-03 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 6 [patent_figures_cnt] => 7 [patent_no_of_words] => 2682 [patent_no_of_claims] => 15 [patent_no_of_ind_claims] => 3 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/128/06128706.pdf [firstpage_image] =>[orig_patent_app_number] => 018165 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4198963 [patent_doc_number] => 06038634 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-03-14 [patent_title] => 'Intra-unit block addressing system for memory' [patent_app_type] => 1 [patent_app_number] => 9/017017 [patent_app_country] => US [patent_app_date] => 1998-02-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 12 [patent_figures_cnt] => 12 [patent_no_of_words] => 6964 [patent_no_of_claims] => 11 [patent_no_of_ind_claims] => 2 [patent_words_short_claim] => 130 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/038/06038634.pdf [firstpage_image] =>[orig_patent_app_number] => 017017 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4177336 [patent_doc_number] => 06105118 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2000-08-15 [patent_title] => 'System and method for selecting which data copy to read in an information handling system' [patent_app_type] => 1 [patent_app_number] => 9/017335 [patent_app_country] => US [patent_app_date] => 1998-02-02 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 3238 [patent_no_of_claims] => 13 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 110 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/105/06105118.pdf [firstpage_image] =>[orig_patent_app_number] => 017335 [rel_patent_id] =>[rel_patent_doc_number] =>)

Array ( [id] => 4379500 [patent_doc_number] => 06192444 [patent_country] => US [patent_kind] => NA [patent_issue_date] => 2001-02-20 [patent_title] => 'Method and system for providing additional addressable functional space on a disk for use with a virtual data storage subsystem' [patent_app_type] => 1 [patent_app_number] => 9/002686 [patent_app_country] => US [patent_app_date] => 1998-01-05 [patent_effective_date] => 0000-00-00 [patent_drawing_sheets_cnt] => 5 [patent_figures_cnt] => 6 [patent_no_of_words] => 4052 [patent_no_of_claims] => 22 [patent_no_of_ind_claims] => 4 [patent_words_short_claim] => 150 [patent_maintenance] => 1 [patent_no_of_assignments] => 0 [patent_current_assignee] =>[type] => patent [pdf_file] => patents/06/192/06192444.pdf [firstpage_image] =>[orig_patent_app_number] => 002686 [rel_patent_id] =>[rel_patent_doc_number] =>)