
Fritz Alphonse
Examiner (ID: 313, Phone: (571)272-3813 , Office: P/2112 )
| Most Active Art Unit | 2112 |
| Art Unit(s) | 2112, 2775, 2133, 2675 |
| Total Applications | 1754 |
| Issued Applications | 1609 |
| Pending Applications | 27 |
| Abandoned Applications | 125 |
Applications
| Application number | Title of the application | Filing Date | Status |
|---|---|---|---|
Array
(
[id] => 13809187
[patent_doc_number] => 10181863
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-01-15
[patent_title] => Semiconductor devices and semiconductor systems
[patent_app_type] => utility
[patent_app_number] => 15/429897
[patent_app_country] => US
[patent_app_date] => 2017-02-10
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5446
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 98
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15429897
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/429897 | Semiconductor devices and semiconductor systems | Feb 9, 2017 | Issued |
Array
(
[id] => 12155483
[patent_doc_number] => 20180026748
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-01-25
[patent_title] => 'HEADER PROCESSING DEVICE, PROCESSOR, AND ELECTRONIC DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/428347
[patent_app_country] => US
[patent_app_date] => 2017-02-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 11
[patent_figures_cnt] => 11
[patent_no_of_words] => 4239
[patent_no_of_claims] => 24
[patent_no_of_ind_claims] => 7
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15428347
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/428347 | Header processing device, processor, and electronic device | Feb 8, 2017 | Issued |
Array
(
[id] => 11651319
[patent_doc_number] => 20170147220
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-05-25
[patent_title] => 'DETERMINING WHETHER TO COMPRESS A DATA SEGMENT IN A DISPERSED STORAGE NETWORK'
[patent_app_type] => utility
[patent_app_number] => 15/427860
[patent_app_country] => US
[patent_app_date] => 2017-02-08
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6702
[patent_no_of_claims] => 12
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15427860
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/427860 | Determining whether to compress a data segment in a dispersed storage network | Feb 7, 2017 | Issued |
Array
(
[id] => 13974475
[patent_doc_number] => 10216594
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-02-26
[patent_title] => Automated stalled process detection and recovery
[patent_app_type] => utility
[patent_app_number] => 15/424978
[patent_app_country] => US
[patent_app_date] => 2017-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 10
[patent_no_of_words] => 6164
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 67
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15424978
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/424978 | Automated stalled process detection and recovery | Feb 5, 2017 | Issued |
Array
(
[id] => 11944933
[patent_doc_number] => 20170249084
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-08-31
[patent_title] => 'PRIORITIZING DISPERSED STORAGE NETWORK MEMORY OPERATIONS DURING A CRITICAL JUNCTURE'
[patent_app_type] => utility
[patent_app_number] => 15/425553
[patent_app_country] => US
[patent_app_date] => 2017-02-06
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 8
[patent_figures_cnt] => 8
[patent_no_of_words] => 6963
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15425553
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/425553 | Prioritizing dispersed storage network memory operations during a critical juncture | Feb 5, 2017 | Issued |
Array
(
[id] => 13770873
[patent_doc_number] => 10177790
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-01-08
[patent_title] => Bit interleaver for low-density parity check codeword having length of 64800 and code rate of 5/15 and 64-symbol mapping, and bit interleaving method using same
[patent_app_type] => utility
[patent_app_number] => 15/423539
[patent_app_country] => US
[patent_app_date] => 2017-02-02
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 8
[patent_no_of_words] => 6611
[patent_no_of_claims] => 4
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 355
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15423539
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/423539 | Bit interleaver for low-density parity check codeword having length of 64800 and code rate of 5/15 and 64-symbol mapping, and bit interleaving method using same | Feb 1, 2017 | Issued |
Array
(
[id] => 12573423
[patent_doc_number] => 10020065
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2018-07-10
[patent_title] => Corruption-preventative programming in solid-state data storage
[patent_app_type] => utility
[patent_app_number] => 15/413360
[patent_app_country] => US
[patent_app_date] => 2017-01-23
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 9
[patent_no_of_words] => 5933
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 107
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15413360
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/413360 | Corruption-preventative programming in solid-state data storage | Jan 22, 2017 | Issued |
Array
(
[id] => 11593510
[patent_doc_number] => 20170117922
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-04-27
[patent_title] => 'BIT INTERLEAVER FOR LOW-DENSITY PARITY CHECK CODEWORD HAVING LENGTH OF 64800 AND CODE RATE OF 2/15 AND 16-SYMBOL MAPPING, AND BIT INTERLEAVING METHOD USING SAME'
[patent_app_type] => utility
[patent_app_number] => 15/402096
[patent_app_country] => US
[patent_app_date] => 2017-01-09
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 6924
[patent_no_of_claims] => 6
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15402096
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/402096 | Bit interleaver for low-density parity check codeword having length of 64800 and code rate of 2/15 and 16-symbol mapping, and bit interleaving method using same | Jan 8, 2017 | Issued |
Array
(
[id] => 11759265
[patent_doc_number] => 20170206134
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-07-20
[patent_title] => 'MEMORY ARCHITECTURE WITH ECC AND METHOD FOR OPERATING MEMORY WITH ECC'
[patent_app_type] => utility
[patent_app_number] => 15/394821
[patent_app_country] => US
[patent_app_date] => 2016-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 3527
[patent_no_of_claims] => 16
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15394821
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/394821 | Memory architecture with ECC and method for operating memory with ECC | Dec 29, 2016 | Issued |
Array
(
[id] => 14366495
[patent_doc_number] => 10304559
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-05-28
[patent_title] => Memory write verification using temperature compensation
[patent_app_type] => utility
[patent_app_number] => 15/395279
[patent_app_country] => US
[patent_app_date] => 2016-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 4
[patent_figures_cnt] => 4
[patent_no_of_words] => 10664
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 69
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15395279
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/395279 | Memory write verification using temperature compensation | Dec 29, 2016 | Issued |
Array
(
[id] => 14126813
[patent_doc_number] => 10250281
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2019-04-02
[patent_title] => ECC decoder having adjustable parameters
[patent_app_type] => utility
[patent_app_number] => 15/395185
[patent_app_country] => US
[patent_app_date] => 2016-12-30
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 9
[patent_no_of_words] => 15891
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 116
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15395185
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/395185 | ECC decoder having adjustable parameters | Dec 29, 2016 | Issued |
Array
(
[id] => 13770883
[patent_doc_number] => 10177795
[patent_country] => US
[patent_kind] => B1
[patent_issue_date] => 2019-01-08
[patent_title] => Cache index mapping
[patent_app_type] => utility
[patent_app_number] => 15/394635
[patent_app_country] => US
[patent_app_date] => 2016-12-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 8
[patent_no_of_words] => 6688
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 89
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15394635
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/394635 | Cache index mapping | Dec 28, 2016 | Issued |
Array
(
[id] => 11733545
[patent_doc_number] => 20170194988
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-07-06
[patent_title] => 'DECODING ACROSS TRANSMISSION TIME INTERVALS'
[patent_app_type] => utility
[patent_app_number] => 15/392488
[patent_app_country] => US
[patent_app_date] => 2016-12-28
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 12
[patent_figures_cnt] => 12
[patent_no_of_words] => 8682
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15392488
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/392488 | Decoding across transmission time intervals | Dec 27, 2016 | Issued |
Array
(
[id] => 11760113
[patent_doc_number] => 20170206982
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-07-20
[patent_title] => 'MEMORY DEVICE AND METHOD FOR TESTING A MEMORY DEVICE'
[patent_app_type] => utility
[patent_app_number] => 15/387780
[patent_app_country] => US
[patent_app_date] => 2016-12-22
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 6
[patent_figures_cnt] => 6
[patent_no_of_words] => 10241
[patent_no_of_claims] => 21
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15387780
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/387780 | Memory device and method for testing a memory device | Dec 21, 2016 | Issued |
Array
(
[id] => 11503776
[patent_doc_number] => 20170077961
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-16
[patent_title] => 'Multiple Erasure Codes for Distributed Storage'
[patent_app_type] => utility
[patent_app_number] => 15/363606
[patent_app_country] => US
[patent_app_date] => 2016-11-29
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 13
[patent_figures_cnt] => 13
[patent_no_of_words] => 7297
[patent_no_of_claims] => 18
[patent_no_of_ind_claims] => 3
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15363606
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/363606 | Multiple erasure codes for distributed storage | Nov 28, 2016 | Issued |
Array
(
[id] => 11494290
[patent_doc_number] => 20170068475
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2017-03-09
[patent_title] => 'INTRA-RACK AND INTER-RACK ERASURE CODE DISTRIBUTION'
[patent_app_type] => utility
[patent_app_number] => 15/353772
[patent_app_country] => US
[patent_app_date] => 2016-11-17
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 7
[patent_no_of_words] => 5836
[patent_no_of_claims] => 20
[patent_no_of_ind_claims] => 9
[patent_words_short_claim] => 0
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15353772
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/353772 | INTRA-RACK AND INTER-RACK ERASURE CODE DISTRIBUTION | Nov 16, 2016 | Abandoned |
Array
(
[id] => 11896924
[patent_doc_number] => 09766859
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2017-09-19
[patent_title] => 'Checksum adder'
[patent_app_type] => utility
[patent_app_number] => 15/344854
[patent_app_country] => US
[patent_app_date] => 2016-11-07
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 5
[patent_figures_cnt] => 5
[patent_no_of_words] => 4081
[patent_no_of_claims] => 1
[patent_no_of_ind_claims] => 1
[patent_words_short_claim] => 489
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15344854
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/344854 | Checksum adder | Nov 6, 2016 | Issued |
Array
(
[id] => 13501295
[patent_doc_number] => 20180302190
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-10-18
[patent_title] => Methods and Arrangements for Managing a Retransmission by a Device on a Random Access Channel in a Wireless Communication Network
[patent_app_type] => utility
[patent_app_number] => 15/768144
[patent_app_country] => US
[patent_app_date] => 2016-11-01
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 9061
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -16
[patent_words_short_claim] => 2
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15768144
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/768144 | Methods and arrangements for managing a retransmission by a device on a random access channel in a wireless communication network | Oct 31, 2016 | Issued |
Array
(
[id] => 15609379
[patent_doc_number] => 10585751
[patent_country] => US
[patent_kind] => B2
[patent_issue_date] => 2020-03-10
[patent_title] => Partial rebuild operation within a dispersed storage network including local memory and cloud-based alternative memory
[patent_app_type] => utility
[patent_app_number] => 15/336013
[patent_app_country] => US
[patent_app_date] => 2016-10-27
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 7
[patent_figures_cnt] => 13
[patent_no_of_words] => 8594
[patent_no_of_claims] => 14
[patent_no_of_ind_claims] => 2
[patent_words_short_claim] => 215
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => patent
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15336013
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/336013 | Partial rebuild operation within a dispersed storage network including local memory and cloud-based alternative memory | Oct 26, 2016 | Issued |
Array
(
[id] => 12633120
[patent_doc_number] => 20180102870
[patent_country] => US
[patent_kind] => A1
[patent_issue_date] => 2018-04-12
[patent_title] => DYNAMICALLY PARTITIONING MEDIA STREAMS
[patent_app_type] => utility
[patent_app_number] => 15/290631
[patent_app_country] => US
[patent_app_date] => 2016-10-11
[patent_effective_date] => 0000-00-00
[patent_drawing_sheets_cnt] => 0
[patent_figures_cnt] => 0
[patent_no_of_words] => 7454
[patent_no_of_claims] => 0
[patent_no_of_ind_claims] => -17
[patent_words_short_claim] => 96
[patent_maintenance] => 1
[patent_no_of_assignments] => 0
[patent_current_assignee] =>[type] => publication
[pdf_file] =>[firstpage_image] =>[orig_patent_app_number] => 15290631
[rel_patent_id] =>[rel_patent_doc_number] =>) 15/290631 | Dynamically partitioning media streams | Oct 10, 2016 | Issued |